drivers/gpu/drm/i915/i915_drv.c

   1 /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*-
   2  */
   3 /*
   4  *
   5  * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
   6  * All Rights Reserved.
   7  *
   8  * Permission is hereby granted, free of charge, to any person obtaining a
   9  * copy of this software and associated documentation files (the
  10  * "Software"), to deal in the Software without restriction, including
  11  * without limitation the rights to use, copy, modify, merge, publish,
  12  * distribute, sub license, and/or sell copies of the Software, and to
  13  * permit persons to whom the Software is furnished to do so, subject to
  14  * the following conditions:
  15  *
  16  * The above copyright notice and this permission notice (including the
  17  * next paragraph) shall be included in all copies or substantial portions
  18  * of the Software.
  19  *
  20  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
  21  * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  22  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
  23  * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
  24  * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
  25  * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
  26  * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  27  *
  28  */
  29
  30 #include <linux/acpi.h>
  31 #include <linux/device.h>
  32 #include <linux/oom.h>
  33 #include <linux/module.h>
  34 #include <linux/pci.h>
  35 #include <linux/pm.h>
  36 #include <linux/pm_runtime.h>
  37 #include <linux/pnp.h>
  38 #include <linux/slab.h>
  39 #include <linux/vga_switcheroo.h>
  40 #include <linux/vt.h>
  41 #include <acpi/video.h>
  42
  43 #include <drm/drm_atomic_helper.h>
  44 #include <drm/drm_ioctl.h>
  45 #include <drm/drm_irq.h>
  46 #include <drm/drm_managed.h>
  47 #include <drm/drm_probe_helper.h>
  48
  49 #include "display/intel_acpi.h"
  50 #include "display/intel_audio.h"
  51 #include "display/intel_bw.h"
  52 #include "display/intel_cdclk.h"
  53 #include "display/intel_csr.h"
  54 #include "display/intel_display_debugfs.h"
  55 #include "display/intel_display_types.h"
  56 #include "display/intel_dp.h"
  57 #include "display/intel_fbdev.h"
  58 #include "display/intel_hotplug.h"
  59 #include "display/intel_overlay.h"
  60 #include "display/intel_pipe_crc.h"
  61 #include "display/intel_sprite.h"
  62 #include "display/intel_vga.h"
  63
  64 #include "gem/i915_gem_context.h"
  65 #include "gem/i915_gem_ioctls.h"
  66 #include "gem/i915_gem_mman.h"
  67 #include "gt/intel_gt.h"
  68 #include "gt/intel_gt_pm.h"
  69 #include "gt/intel_rc6.h"
  70
  71 #include "i915_debugfs.h"
  72 #include "i915_drv.h"
  73 #include "i915_ioc32.h"
  74 #include "i915_irq.h"
  75 #include "i915_memcpy.h"
  76 #include "i915_perf.h"
  77 #include "i915_query.h"
  78 #include "i915_suspend.h"
  79 #include "i915_switcheroo.h"
  80 #include "i915_sysfs.h"
  81 #include "i915_trace.h"
  82 #include "i915_vgpu.h"
  83 #include "intel_dram.h"
  84 #include "intel_gvt.h"
  85 #include "intel_memory_region.h"
  86 #include "intel_pm.h"
  87 #include "intel_sideband.h"
  88 #include "vlv_suspend.h"
  89
  90 static const struct drm_driver driver;
  91
  92 static int i915_get_bridge_dev(struct drm_i915_private *dev_priv)
  93 {
  94         int domain = pci_domain_nr(dev_priv->drm.pdev->bus);
  95
  96         dev_priv->bridge_dev =
  97                 pci_get_domain_bus_and_slot(domain, 0, PCI_DEVFN(0, 0));
  98         if (!dev_priv->bridge_dev) {
  99                 drm_err(&dev_priv->drm, "bridge device not found\n");
 100                 return -1;
 101         }
 102         return 0;
 103 }
 104
 105 /* Allocate space for the MCH regs if needed, return nonzero on error */
 106 static int
 107 intel_alloc_mchbar_resource(struct drm_i915_private *dev_priv)
 108 {
 109         int reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915;
 110         u32 temp_lo, temp_hi = 0;
 111         u64 mchbar_addr;
 112         int ret;
 113
 114         if (INTEL_GEN(dev_priv) >= 4)
 115                 pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi);
 116         pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo);
 117         mchbar_addr = ((u64)temp_hi << 32) | temp_lo;
 118
 119         /* If ACPI doesn't have it, assume we need to allocate it ourselves */
 120 #ifdef CONFIG_PNP
 121         if (mchbar_addr &&
 122             pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE))
 123                 return 0;
 124 #endif
 125
 126         /* Get some space for it */
 127         dev_priv->mch_res.name = "i915 MCHBAR";
 128         dev_priv->mch_res.flags = IORESOURCE_MEM;
 129         ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus,
 130                                      &dev_priv->mch_res,
 131                                      MCHBAR_SIZE, MCHBAR_SIZE,
 132                                      PCIBIOS_MIN_MEM,
 133                                      0, pcibios_align_resource,
 134                                      dev_priv->bridge_dev);
 135         if (ret) {
 136                 drm_dbg(&dev_priv->drm, "failed bus alloc: %d\n", ret);
 137                 dev_priv->mch_res.start = 0;
 138                 return ret;
 139         }
 140
 141         if (INTEL_GEN(dev_priv) >= 4)
 142                 pci_write_config_dword(dev_priv->bridge_dev, reg + 4,
 143                                        upper_32_bits(dev_priv->mch_res.start));
 144
 145         pci_write_config_dword(dev_priv->bridge_dev, reg,
 146                                lower_32_bits(dev_priv->mch_res.start));
 147         return 0;
 148 }
 149
 150 /* Setup MCHBAR if possible, return true if we should disable it again */
 151 static void
 152 intel_setup_mchbar(struct drm_i915_private *dev_priv)
 153 {
 154         int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915;
 155         u32 temp;
 156         bool enabled;
 157
 158         if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
 159                 return;
 160
 161         dev_priv->mchbar_need_disable = false;
 162
 163         if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) {
 164                 pci_read_config_dword(dev_priv->bridge_dev, DEVEN, &temp);
 165                 enabled = !!(temp & DEVEN_MCHBAR_EN);
 166         } else {
 167                 pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp);
 168                 enabled = temp & 1;
 169         }
 170
 171         /* If it's already enabled, don't have to do anything */
 172         if (enabled)
 173                 return;
 174
 175         if (intel_alloc_mchbar_resource(dev_priv))
 176                 return;
 177
 178         dev_priv->mchbar_need_disable = true;
 179
 180         /* Space is allocated or reserved, so enable it. */
 181         if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) {
 182                 pci_write_config_dword(dev_priv->bridge_dev, DEVEN,
 183                                        temp | DEVEN_MCHBAR_EN);
 184         } else {
 185                 pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp);
 186                 pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1);
 187         }
 188 }
 189
 190 static void
 191 intel_teardown_mchbar(struct drm_i915_private *dev_priv)
 192 {
 193         int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915;
 194
 195         if (dev_priv->mchbar_need_disable) {
 196                 if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) {
 197                         u32 deven_val;
 198
 199                         pci_read_config_dword(dev_priv->bridge_dev, DEVEN,
 200                                               &deven_val);
 201                         deven_val &= ~DEVEN_MCHBAR_EN;
 202                         pci_write_config_dword(dev_priv->bridge_dev, DEVEN,
 203                                                deven_val);
 204                 } else {
 205                         u32 mchbar_val;
 206
 207                         pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg,
 208                                               &mchbar_val);
 209                         mchbar_val &= ~1;
 210                         pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg,
 211                                                mchbar_val);
 212                 }
 213         }
 214
 215         if (dev_priv->mch_res.start)
 216                 release_resource(&dev_priv->mch_res);
 217 }
 218
 219 static int i915_workqueues_init(struct drm_i915_private *dev_priv)
 220 {
 221         /*
 222          * The i915 workqueue is primarily used for batched retirement of
 223          * requests (and thus managing bo) once the task has been completed
 224          * by the GPU. i915_retire_requests() is called directly when we
 225          * need high-priority retirement, such as waiting for an explicit
 226          * bo.
 227          *
 228          * It is also used for periodic low-priority events, such as
 229          * idle-timers and recording error state.
 230          *
 231          * All tasks on the workqueue are expected to acquire the dev mutex
 232          * so there is no point in running more than one instance of the
 233          * workqueue at any time.  Use an ordered one.
 234          */
 235         dev_priv->wq = alloc_ordered_workqueue("i915", 0);
 236         if (dev_priv->wq == NULL)
 237                 goto out_err;
 238
 239         dev_priv->hotplug.dp_wq = alloc_ordered_workqueue("i915-dp", 0);
 240         if (dev_priv->hotplug.dp_wq == NULL)
 241                 goto out_free_wq;
 242
 243         return 0;
 244
 245 out_free_wq:
 246         destroy_workqueue(dev_priv->wq);
 247 out_err:
 248         drm_err(&dev_priv->drm, "Failed to allocate workqueues.\n");
 249
 250         return -ENOMEM;
 251 }
 252
 253 static void i915_workqueues_cleanup(struct drm_i915_private *dev_priv)
 254 {
 255         destroy_workqueue(dev_priv->hotplug.dp_wq);
 256         destroy_workqueue(dev_priv->wq);
 257 }
 258
 259 /*
 260  * We don't keep the workarounds for pre-production hardware, so we expect our
 261  * driver to fail on these machines in one way or another. A little warning on
 262  * dmesg may help both the user and the bug triagers.
 263  *
 264  * Our policy for removing pre-production workarounds is to keep the
 265  * current gen workarounds as a guide to the bring-up of the next gen
 266  * (workarounds have a habit of persisting!). Anything older than that
 267  * should be removed along with the complications they introduce.
 268  */
 269 static void intel_detect_preproduction_hw(struct drm_i915_private *dev_priv)
 270 {
 271         bool pre = false;
 272
 273         pre |= IS_HSW_EARLY_SDV(dev_priv);
 274         pre |= IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0);
 275         pre |= IS_BXT_REVID(dev_priv, 0, BXT_REVID_B_LAST);
 276         pre |= IS_KBL_GT_REVID(dev_priv, 0, KBL_REVID_A0);
 277         pre |= IS_GLK_REVID(dev_priv, 0, GLK_REVID_A2);
 278
 279         if (pre) {
 280                 drm_err(&dev_priv->drm, "This is a pre-production stepping. "
 281                           "It may not be fully functional.\n");
 282                 add_taint(TAINT_MACHINE_CHECK, LOCKDEP_STILL_OK);
 283         }
 284 }
 285
 286 static void sanitize_gpu(struct drm_i915_private *i915)
 287 {
 288         if (!INTEL_INFO(i915)->gpu_reset_clobbers_display)
 289                 __intel_gt_reset(&i915->gt, ALL_ENGINES);
 290 }
 291
 292 /**
 293  * i915_driver_early_probe - setup state not requiring device access
 294  * @dev_priv: device private
 295  *
 296  * Initialize everything that is a "SW-only" state, that is state not
 297  * requiring accessing the device or exposing the driver via kernel internal
 298  * or userspace interfaces. Example steps belonging here: lock initialization,
 299  * system memory allocation, setting up device specific attributes and
 300  * function hooks not requiring accessing the device.
 301  */
 302 static int i915_driver_early_probe(struct drm_i915_private *dev_priv)
 303 {
 304         int ret = 0;
 305
 306         if (i915_inject_probe_failure(dev_priv))
 307                 return -ENODEV;
 308
 309         intel_device_info_subplatform_init(dev_priv);
 310
 311         intel_uncore_mmio_debug_init_early(&dev_priv->mmio_debug);
 312         intel_uncore_init_early(&dev_priv->uncore, dev_priv);
 313
 314         spin_lock_init(&dev_priv->irq_lock);
 315         spin_lock_init(&dev_priv->gpu_error.lock);
 316         mutex_init(&dev_priv->backlight_lock);
 317
 318         mutex_init(&dev_priv->sb_lock);
 319         cpu_latency_qos_add_request(&dev_priv->sb_qos, PM_QOS_DEFAULT_VALUE);
 320
 321         mutex_init(&dev_priv->av_mutex);
 322         mutex_init(&dev_priv->wm.wm_mutex);
 323         mutex_init(&dev_priv->pps_mutex);
 324         mutex_init(&dev_priv->hdcp_comp_mutex);
 325
 326         i915_memcpy_init_early(dev_priv);
 327         intel_runtime_pm_init_early(&dev_priv->runtime_pm);
 328
 329         ret = i915_workqueues_init(dev_priv);
 330         if (ret < 0)
 331                 return ret;
 332
 333         ret = vlv_suspend_init(dev_priv);
 334         if (ret < 0)
 335                 goto err_workqueues;
 336
 337         intel_wopcm_init_early(&dev_priv->wopcm);
 338
 339         intel_gt_init_early(&dev_priv->gt, dev_priv);
 340
 341         i915_gem_init_early(dev_priv);
 342
 343         /* This must be called before any calls to HAS_PCH_* */
 344         intel_detect_pch(dev_priv);
 345
 346         intel_pm_setup(dev_priv);
 347         ret = intel_power_domains_init(dev_priv);
 348         if (ret < 0)
 349                 goto err_gem;
 350         intel_irq_init(dev_priv);
 351         intel_init_display_hooks(dev_priv);
 352         intel_init_clock_gating_hooks(dev_priv);
 353         intel_init_audio_hooks(dev_priv);
 354
 355         intel_detect_preproduction_hw(dev_priv);
 356
 357         return 0;
 358
 359 err_gem:
 360         i915_gem_cleanup_early(dev_priv);
 361         intel_gt_driver_late_release(&dev_priv->gt);
 362         vlv_suspend_cleanup(dev_priv);
 363 err_workqueues:
 364         i915_workqueues_cleanup(dev_priv);
 365         return ret;
 366 }
 367
 368 /**
 369  * i915_driver_late_release - cleanup the setup done in
 370  *                             i915_driver_early_probe()
 371  * @dev_priv: device private
 372  */
 373 static void i915_driver_late_release(struct drm_i915_private *dev_priv)
 374 {
 375         intel_irq_fini(dev_priv);
 376         intel_power_domains_cleanup(dev_priv);
 377         i915_gem_cleanup_early(dev_priv);
 378         intel_gt_driver_late_release(&dev_priv->gt);
 379         vlv_suspend_cleanup(dev_priv);
 380         i915_workqueues_cleanup(dev_priv);
 381
 382         cpu_latency_qos_remove_request(&dev_priv->sb_qos);
 383         mutex_destroy(&dev_priv->sb_lock);
 384
 385         i915_params_free(&dev_priv->params);
 386 }
 387
 388 /**
 389  * i915_driver_mmio_probe - setup device MMIO
 390  * @dev_priv: device private
 391  *
 392  * Setup minimal device state necessary for MMIO accesses later in the
 393  * initialization sequence. The setup here should avoid any other device-wide
 394  * side effects or exposing the driver via kernel internal or user space
 395  * interfaces.
 396  */
 397 static int i915_driver_mmio_probe(struct drm_i915_private *dev_priv)
 398 {
 399         int ret;
 400
 401         if (i915_inject_probe_failure(dev_priv))
 402                 return -ENODEV;
 403
 404         if (i915_get_bridge_dev(dev_priv))
 405                 return -EIO;
 406
 407         ret = intel_uncore_init_mmio(&dev_priv->uncore);
 408         if (ret < 0)
 409                 goto err_bridge;
 410
 411         /* Try to make sure MCHBAR is enabled before poking at it */
 412         intel_setup_mchbar(dev_priv);
 413
 414         ret = intel_gt_init_mmio(&dev_priv->gt);
 415         if (ret)
 416                 goto err_uncore;
 417
 418         /* As early as possible, scrub existing GPU state before clobbering */
 419         sanitize_gpu(dev_priv);
 420
 421         return 0;
 422
 423 err_uncore:
 424         intel_teardown_mchbar(dev_priv);
 425         intel_uncore_fini_mmio(&dev_priv->uncore);
 426 err_bridge:
 427         pci_dev_put(dev_priv->bridge_dev);
 428
 429         return ret;
 430 }
 431
 432 /**
 433  * i915_driver_mmio_release - cleanup the setup done in i915_driver_mmio_probe()
 434  * @dev_priv: device private
 435  */
 436 static void i915_driver_mmio_release(struct drm_i915_private *dev_priv)
 437 {
 438         intel_teardown_mchbar(dev_priv);
 439         intel_uncore_fini_mmio(&dev_priv->uncore);
 440         pci_dev_put(dev_priv->bridge_dev);
 441 }
 442
 443 static void intel_sanitize_options(struct drm_i915_private *dev_priv)
 444 {
 445         intel_gvt_sanitize_options(dev_priv);
 446 }
 447
 448 /**
 449  * i915_set_dma_info - set all relevant PCI dma info as configured for the
 450  * platform
 451  * @i915: valid i915 instance
 452  *
 453  * Set the dma max segment size, device and coherent masks.  The dma mask set
 454  * needs to occur before i915_ggtt_probe_hw.
 455  *
 456  * A couple of platforms have special needs.  Address them as well.
 457  *
 458  */
 459 static int i915_set_dma_info(struct drm_i915_private *i915)
 460 {
 461         struct pci_dev *pdev = i915->drm.pdev;
 462         unsigned int mask_size = INTEL_INFO(i915)->dma_mask_size;
 463         int ret;
 464
 465         GEM_BUG_ON(!mask_size);
 466
 467         /*
 468          * We don't have a max segment size, so set it to the max so sg's
 469          * debugging layer doesn't complain
 470          */
 471         dma_set_max_seg_size(&pdev->dev, UINT_MAX);
 472
 473         ret = dma_set_mask(&pdev->dev, DMA_BIT_MASK(mask_size));
 474         if (ret)
 475                 goto mask_err;
 476
 477         /* overlay on gen2 is broken and can't address above 1G */
 478         if (IS_GEN(i915, 2))
 479                 mask_size = 30;
 480
 481         /*
 482          * 965GM sometimes incorrectly writes to hardware status page (HWS)
 483          * using 32bit addressing, overwriting memory if HWS is located
 484          * above 4GB.
 485          *
 486          * The documentation also mentions an issue with undefined
 487          * behaviour if any general state is accessed within a page above 4GB,
 488          * which also needs to be handled carefully.
 489          */
 490         if (IS_I965G(i915) || IS_I965GM(i915))
 491                 mask_size = 32;
 492
 493         ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(mask_size));
 494         if (ret)
 495                 goto mask_err;
 496
 497         return 0;
 498
 499 mask_err:
 500         drm_err(&i915->drm, "Can't set DMA mask/consistent mask (%d)\n", ret);
 501         return ret;
 502 }
 503
 504 /**
 505  * i915_driver_hw_probe - setup state requiring device access
 506  * @dev_priv: device private
 507  *
 508  * Setup state that requires accessing the device, but doesn't require
 509  * exposing the driver via kernel internal or userspace interfaces.
 510  */
 511 static int i915_driver_hw_probe(struct drm_i915_private *dev_priv)
 512 {
 513         struct pci_dev *pdev = dev_priv->drm.pdev;
 514         int ret;
 515
 516         if (i915_inject_probe_failure(dev_priv))
 517                 return -ENODEV;
 518
 519         intel_device_info_runtime_init(dev_priv);
 520
 521         if (HAS_PPGTT(dev_priv)) {
 522                 if (intel_vgpu_active(dev_priv) &&
 523                     !intel_vgpu_has_full_ppgtt(dev_priv)) {
 524                         i915_report_error(dev_priv,
 525                                           "incompatible vGPU found, support for isolated ppGTT required\n");
 526                         return -ENXIO;
 527                 }
 528         }
 529
 530         if (HAS_EXECLISTS(dev_priv)) {
 531                 /*
 532                  * Older GVT emulation depends upon intercepting CSB mmio,
 533                  * which we no longer use, preferring to use the HWSP cache
 534                  * instead.
 535                  */
 536                 if (intel_vgpu_active(dev_priv) &&
 537                     !intel_vgpu_has_hwsp_emulation(dev_priv)) {
 538                         i915_report_error(dev_priv,
 539                                           "old vGPU host found, support for HWSP emulation required\n");
 540                         return -ENXIO;
 541                 }
 542         }
 543
 544         intel_sanitize_options(dev_priv);
 545
 546         /* needs to be done before ggtt probe */
 547         intel_dram_edram_detect(dev_priv);
 548
 549         ret = i915_set_dma_info(dev_priv);
 550         if (ret)
 551                 return ret;
 552
 553         i915_perf_init(dev_priv);
 554
 555         ret = i915_ggtt_probe_hw(dev_priv);
 556         if (ret)
 557                 goto err_perf;
 558
 559         ret = drm_fb_helper_remove_conflicting_pci_framebuffers(pdev, "inteldrmfb");
 560         if (ret)
 561                 goto err_ggtt;
 562
 563         ret = i915_ggtt_init_hw(dev_priv);
 564         if (ret)
 565                 goto err_ggtt;
 566
 567         ret = intel_memory_regions_hw_probe(dev_priv);
 568         if (ret)
 569                 goto err_ggtt;
 570
 571         intel_gt_init_hw_early(&dev_priv->gt, &dev_priv->ggtt);
 572
 573         ret = i915_ggtt_enable_hw(dev_priv);
 574         if (ret) {
 575                 drm_err(&dev_priv->drm, "failed to enable GGTT\n");
 576                 goto err_mem_regions;
 577         }
 578
 579         pci_set_master(pdev);
 580
 581         intel_gt_init_workarounds(dev_priv);
 582
 583         /* On the 945G/GM, the chipset reports the MSI capability on the
 584          * integrated graphics even though the support isn't actually there
 585          * according to the published specs.  It doesn't appear to function
 586          * correctly in testing on 945G.
 587          * This may be a side effect of MSI having been made available for PEG
 588          * and the registers being closely associated.
 589          *
 590          * According to chipset errata, on the 965GM, MSI interrupts may
 591          * be lost or delayed, and was defeatured. MSI interrupts seem to
 592          * get lost on g4x as well, and interrupt delivery seems to stay
 593          * properly dead afterwards. So we'll just disable them for all
 594          * pre-gen5 chipsets.
 595          *
 596          * dp aux and gmbus irq on gen4 seems to be able to generate legacy
 597          * interrupts even when in MSI mode. This results in spurious
 598          * interrupt warnings if the legacy irq no. is shared with another
 599          * device. The kernel then disables that interrupt source and so
 600          * prevents the other device from working properly.
 601          */
 602         if (INTEL_GEN(dev_priv) >= 5) {
 603                 if (pci_enable_msi(pdev) < 0)
 604                         drm_dbg(&dev_priv->drm, "can't enable MSI");
 605         }
 606
 607         ret = intel_gvt_init(dev_priv);
 608         if (ret)
 609                 goto err_msi;
 610
 611         intel_opregion_setup(dev_priv);
 612         /*
 613          * Fill the dram structure to get the system raw bandwidth and
 614          * dram info. This will be used for memory latency calculation.
 615          */
 616         intel_dram_detect(dev_priv);
 617
 618         intel_pcode_init(dev_priv);
 619
 620         intel_bw_init_hw(dev_priv);
 621
 622         return 0;
 623
 624 err_msi:
 625         if (pdev->msi_enabled)
 626                 pci_disable_msi(pdev);
 627 err_mem_regions:
 628         intel_memory_regions_driver_release(dev_priv);
 629 err_ggtt:
 630         i915_ggtt_driver_release(dev_priv);
 631 err_perf:
 632         i915_perf_fini(dev_priv);
 633         return ret;
 634 }
 635
 636 /**
 637  * i915_driver_hw_remove - cleanup the setup done in i915_driver_hw_probe()
 638  * @dev_priv: device private
 639  */
 640 static void i915_driver_hw_remove(struct drm_i915_private *dev_priv)
 641 {
 642         struct pci_dev *pdev = dev_priv->drm.pdev;
 643
 644         i915_perf_fini(dev_priv);
 645
 646         if (pdev->msi_enabled)
 647                 pci_disable_msi(pdev);
 648 }
 649
 650 /**
 651  * i915_driver_register - register the driver with the rest of the system
 652  * @dev_priv: device private
 653  *
 654  * Perform any steps necessary to make the driver available via kernel
 655  * internal or userspace interfaces.
 656  */
 657 static void i915_driver_register(struct drm_i915_private *dev_priv)
 658 {
 659         struct drm_device *dev = &dev_priv->drm;
 660
 661         i915_gem_driver_register(dev_priv);
 662         i915_pmu_register(dev_priv);
 663
 664         intel_vgpu_register(dev_priv);
 665
 666         /* Reveal our presence to userspace */
 667         if (drm_dev_register(dev, 0) == 0) {
 668                 i915_debugfs_register(dev_priv);
 669                 if (HAS_DISPLAY(dev_priv))
 670                         intel_display_debugfs_register(dev_priv);
 671                 i915_setup_sysfs(dev_priv);
 672
 673                 /* Depends on sysfs having been initialized */
 674                 i915_perf_register(dev_priv);
 675         } else
 676                 drm_err(&dev_priv->drm,
 677                         "Failed to register driver for userspace access!\n");
 678
 679         if (HAS_DISPLAY(dev_priv)) {
 680                 /* Must be done after probing outputs */
 681                 intel_opregion_register(dev_priv);
 682                 acpi_video_register();
 683         }
 684
 685         intel_gt_driver_register(&dev_priv->gt);
 686
 687         intel_audio_init(dev_priv);
 688
 689         /*
 690          * Some ports require correctly set-up hpd registers for detection to
 691          * work properly (leading to ghost connected connector status), e.g. VGA
 692          * on gm45.  Hence we can only set up the initial fbdev config after hpd
 693          * irqs are fully enabled. We do it last so that the async config
 694          * cannot run before the connectors are registered.
 695          */
 696         intel_fbdev_initial_config_async(dev);
 697
 698         /*
 699          * We need to coordinate the hotplugs with the asynchronous fbdev
 700          * configuration, for which we use the fbdev->async_cookie.
 701          */
 702         if (HAS_DISPLAY(dev_priv))
 703                 drm_kms_helper_poll_init(dev);
 704
 705         intel_power_domains_enable(dev_priv);
 706         intel_runtime_pm_enable(&dev_priv->runtime_pm);
 707
 708         intel_register_dsm_handler();
 709
 710         if (i915_switcheroo_register(dev_priv))
 711                 drm_err(&dev_priv->drm, "Failed to register vga switcheroo!\n");
 712 }
 713
 714 /**
 715  * i915_driver_unregister - cleanup the registration done in i915_driver_regiser()
 716  * @dev_priv: device private
 717  */
 718 static void i915_driver_unregister(struct drm_i915_private *dev_priv)
 719 {
 720         i915_switcheroo_unregister(dev_priv);
 721
 722         intel_unregister_dsm_handler();
 723
 724         intel_runtime_pm_disable(&dev_priv->runtime_pm);
 725         intel_power_domains_disable(dev_priv);
 726
 727         intel_fbdev_unregister(dev_priv);
 728         intel_audio_deinit(dev_priv);
 729
 730         /*
 731          * After flushing the fbdev (incl. a late async config which will
 732          * have delayed queuing of a hotplug event), then flush the hotplug
 733          * events.
 734          */
 735         drm_kms_helper_poll_fini(&dev_priv->drm);
 736         drm_atomic_helper_shutdown(&dev_priv->drm);
 737
 738         intel_gt_driver_unregister(&dev_priv->gt);
 739         acpi_video_unregister();
 740         intel_opregion_unregister(dev_priv);
 741
 742         i915_perf_unregister(dev_priv);
 743         i915_pmu_unregister(dev_priv);
 744
 745         i915_teardown_sysfs(dev_priv);
 746         drm_dev_unplug(&dev_priv->drm);
 747
 748         i915_gem_driver_unregister(dev_priv);
 749 }
 750
 751 static void i915_welcome_messages(struct drm_i915_private *dev_priv)
 752 {
 753         if (drm_debug_enabled(DRM_UT_DRIVER)) {
 754                 struct drm_printer p = drm_debug_printer("i915 device info:");
 755
 756                 drm_printf(&p, "pciid=0x%04x rev=0x%02x platform=%s (subplatform=0x%x) gen=%i\n",
 757                            INTEL_DEVID(dev_priv),
 758                            INTEL_REVID(dev_priv),
 759                            intel_platform_name(INTEL_INFO(dev_priv)->platform),
 760                            intel_subplatform(RUNTIME_INFO(dev_priv),
 761                                              INTEL_INFO(dev_priv)->platform),
 762                            INTEL_GEN(dev_priv));
 763
 764                 intel_device_info_print_static(INTEL_INFO(dev_priv), &p);
 765                 intel_device_info_print_runtime(RUNTIME_INFO(dev_priv), &p);
 766                 intel_gt_info_print(&dev_priv->gt.info, &p);
 767         }
 768
 769         if (IS_ENABLED(CONFIG_DRM_I915_DEBUG))
 770                 drm_info(&dev_priv->drm, "DRM_I915_DEBUG enabled\n");
 771         if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM))
 772                 drm_info(&dev_priv->drm, "DRM_I915_DEBUG_GEM enabled\n");
 773         if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_RUNTIME_PM))
 774                 drm_info(&dev_priv->drm,
 775                          "DRM_I915_DEBUG_RUNTIME_PM enabled\n");
 776 }
 777
 778 static struct drm_i915_private *
 779 i915_driver_create(struct pci_dev *pdev, const struct pci_device_id *ent)
 780 {
 781         const struct intel_device_info *match_info =
 782                 (struct intel_device_info *)ent->driver_data;
 783         struct intel_device_info *device_info;
 784         struct drm_i915_private *i915;
 785
 786         i915 = devm_drm_dev_alloc(&pdev->dev, &driver,
 787                                   struct drm_i915_private, drm);
 788         if (IS_ERR(i915))
 789                 return i915;
 790
 791         i915->drm.pdev = pdev;
 792         pci_set_drvdata(pdev, i915);
 793
 794         /* Device parameters start as a copy of module parameters. */
 795         i915_params_copy(&i915->params, &i915_modparams);
 796
 797         /* Setup the write-once "constant" device info */
 798         device_info = mkwrite_device_info(i915);
 799         memcpy(device_info, match_info, sizeof(*device_info));
 800         RUNTIME_INFO(i915)->device_id = pdev->device;
 801
 802         BUG_ON(device_info->gen > BITS_PER_TYPE(device_info->gen_mask));
 803
 804         return i915;
 805 }
 806
 807 /**
 808  * i915_driver_probe - setup chip and create an initial config
 809  * @pdev: PCI device
 810  * @ent: matching PCI ID entry
 811  *
 812  * The driver probe routine has to do several things:
 813  *   - drive output discovery via intel_modeset_init()
 814  *   - initialize the memory manager
 815  *   - allocate initial config memory
 816  *   - setup the DRM framebuffer with the allocated memory
 817  */
 818 int i915_driver_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
 819 {
 820         const struct intel_device_info *match_info =
 821                 (struct intel_device_info *)ent->driver_data;
 822         struct drm_i915_private *i915;
 823         int ret;
 824
 825         i915 = i915_driver_create(pdev, ent);
 826         if (IS_ERR(i915))
 827                 return PTR_ERR(i915);
 828
 829         /* Disable nuclear pageflip by default on pre-ILK */
 830         if (!i915->params.nuclear_pageflip && match_info->gen < 5)
 831                 i915->drm.driver_features &= ~DRIVER_ATOMIC;
 832
 833         /*
 834          * Check if we support fake LMEM -- for now we only unleash this for
 835          * the live selftests(test-and-exit).
 836          */
 837 #if IS_ENABLED(CONFIG_DRM_I915_SELFTEST)
 838         if (IS_ENABLED(CONFIG_DRM_I915_UNSTABLE_FAKE_LMEM)) {
 839                 if (INTEL_GEN(i915) >= 9 && i915_selftest.live < 0 &&
 840                     i915->params.fake_lmem_start) {
 841                         mkwrite_device_info(i915)->memory_regions =
 842                                 REGION_SMEM | REGION_LMEM | REGION_STOLEN;
 843                         GEM_BUG_ON(!HAS_LMEM(i915));
 844                 }
 845         }
 846 #endif
 847
 848         ret = pci_enable_device(pdev);
 849         if (ret)
 850                 goto out_fini;
 851
 852         ret = i915_driver_early_probe(i915);
 853         if (ret < 0)
 854                 goto out_pci_disable;
 855
 856         disable_rpm_wakeref_asserts(&i915->runtime_pm);
 857
 858         intel_vgpu_detect(i915);
 859
 860         ret = i915_driver_mmio_probe(i915);
 861         if (ret < 0)
 862                 goto out_runtime_pm_put;
 863
 864         ret = i915_driver_hw_probe(i915);
 865         if (ret < 0)
 866                 goto out_cleanup_mmio;
 867
 868         ret = intel_modeset_init_noirq(i915);
 869         if (ret < 0)
 870                 goto out_cleanup_hw;
 871
 872         ret = intel_irq_install(i915);
 873         if (ret)
 874                 goto out_cleanup_modeset;
 875
 876         ret = intel_modeset_init_nogem(i915);
 877         if (ret)
 878                 goto out_cleanup_irq;
 879
 880         ret = i915_gem_init(i915);
 881         if (ret)
 882                 goto out_cleanup_modeset2;
 883
 884         ret = intel_modeset_init(i915);
 885         if (ret)
 886                 goto out_cleanup_gem;
 887
 888         i915_driver_register(i915);
 889
 890         enable_rpm_wakeref_asserts(&i915->runtime_pm);
 891
 892         i915_welcome_messages(i915);
 893
 894         i915->do_release = true;
 895
 896         return 0;
 897
 898 out_cleanup_gem:
 899         i915_gem_suspend(i915);
 900         i915_gem_driver_remove(i915);
 901         i915_gem_driver_release(i915);
 902 out_cleanup_modeset2:
 903         /* FIXME clean up the error path */
 904         intel_modeset_driver_remove(i915);
 905         intel_irq_uninstall(i915);
 906         intel_modeset_driver_remove_noirq(i915);
 907         goto out_cleanup_modeset;
 908 out_cleanup_irq:
 909         intel_irq_uninstall(i915);
 910 out_cleanup_modeset:
 911         intel_modeset_driver_remove_nogem(i915);
 912 out_cleanup_hw:
 913         i915_driver_hw_remove(i915);
 914         intel_memory_regions_driver_release(i915);
 915         i915_ggtt_driver_release(i915);
 916 out_cleanup_mmio:
 917         i915_driver_mmio_release(i915);
 918 out_runtime_pm_put:
 919         enable_rpm_wakeref_asserts(&i915->runtime_pm);
 920         i915_driver_late_release(i915);
 921 out_pci_disable:
 922         pci_disable_device(pdev);
 923 out_fini:
 924         i915_probe_error(i915, "Device initialization failed (%d)\n", ret);
 925         return ret;
 926 }
 927
 928 void i915_driver_remove(struct drm_i915_private *i915)
 929 {
 930         disable_rpm_wakeref_asserts(&i915->runtime_pm);
 931
 932         i915_driver_unregister(i915);
 933
 934         /* Flush any external code that still may be under the RCU lock */
 935         synchronize_rcu();
 936
 937         i915_gem_suspend(i915);
 938
 939         intel_gvt_driver_remove(i915);
 940
 941         intel_modeset_driver_remove(i915);
 942
 943         intel_irq_uninstall(i915);
 944
 945         intel_modeset_driver_remove_noirq(i915);
 946
 947         i915_reset_error_state(i915);
 948         i915_gem_driver_remove(i915);
 949
 950         intel_modeset_driver_remove_nogem(i915);
 951
 952         i915_driver_hw_remove(i915);
 953
 954         enable_rpm_wakeref_asserts(&i915->runtime_pm);
 955 }
 956
 957 static void i915_driver_release(struct drm_device *dev)
 958 {
 959         struct drm_i915_private *dev_priv = to_i915(dev);
 960         struct intel_runtime_pm *rpm = &dev_priv->runtime_pm;
 961
 962         if (!dev_priv->do_release)
 963                 return;
 964
 965         disable_rpm_wakeref_asserts(rpm);
 966
 967         i915_gem_driver_release(dev_priv);
 968
 969         intel_memory_regions_driver_release(dev_priv);
 970         i915_ggtt_driver_release(dev_priv);
 971         i915_gem_drain_freed_objects(dev_priv);
 972
 973         i915_driver_mmio_release(dev_priv);
 974
 975         enable_rpm_wakeref_asserts(rpm);
 976         intel_runtime_pm_driver_release(rpm);
 977
 978         i915_driver_late_release(dev_priv);
 979 }
 980
 981 static int i915_driver_open(struct drm_device *dev, struct drm_file *file)
 982 {
 983         struct drm_i915_private *i915 = to_i915(dev);
 984         int ret;
 985
 986         ret = i915_gem_open(i915, file);
 987         if (ret)
 988                 return ret;
 989
 990         return 0;
 991 }
 992
 993 /**
 994  * i915_driver_lastclose - clean up after all DRM clients have exited
 995  * @dev: DRM device
 996  *
 997  * Take care of cleaning up after all DRM clients have exited.  In the
 998  * mode setting case, we want to restore the kernel's initial mode (just
 999  * in case the last client left us in a bad state).
1000  *
1001  * Additionally, in the non-mode setting case, we'll tear down the GTT
1002  * and DMA structures, since the kernel won't be using them, and clea
1003  * up any GEM state.
1004  */
1005 static void i915_driver_lastclose(struct drm_device *dev)
1006 {
1007         intel_fbdev_restore_mode(dev);
1008         vga_switcheroo_process_delayed_switch();
1009 }
1010
1011 static void i915_driver_postclose(struct drm_device *dev, struct drm_file *file)
1012 {
1013         struct drm_i915_file_private *file_priv = file->driver_priv;
1014
1015         i915_gem_context_close(file);
1016
1017         kfree_rcu(file_priv, rcu);
1018
1019         /* Catch up with all the deferred frees from "this" client */
1020         i915_gem_flush_free_objects(to_i915(dev));
1021 }
1022
1023 static void intel_suspend_encoders(struct drm_i915_private *dev_priv)
1024 {
1025         struct drm_device *dev = &dev_priv->drm;
1026         struct intel_encoder *encoder;
1027
1028         drm_modeset_lock_all(dev);
1029         for_each_intel_encoder(dev, encoder)
1030                 if (encoder->suspend)
1031                         encoder->suspend(encoder);
1032         drm_modeset_unlock_all(dev);
1033 }
1034
1035 static void intel_shutdown_encoders(struct drm_i915_private *dev_priv)
1036 {
1037         struct drm_device *dev = &dev_priv->drm;
1038         struct intel_encoder *encoder;
1039
1040         drm_modeset_lock_all(dev);
1041         for_each_intel_encoder(dev, encoder)
1042                 if (encoder->shutdown)
1043                         encoder->shutdown(encoder);
1044         drm_modeset_unlock_all(dev);
1045 }
1046
1047 void i915_driver_shutdown(struct drm_i915_private *i915)
1048 {
1049         i915_gem_suspend(i915);
1050
1051         drm_kms_helper_poll_disable(&i915->drm);
1052
1053         drm_atomic_helper_shutdown(&i915->drm);
1054
1055         intel_dp_mst_suspend(i915);
1056
1057         intel_runtime_pm_disable_interrupts(i915);
1058         intel_hpd_cancel_work(i915);
1059
1060         intel_suspend_encoders(i915);
1061         intel_shutdown_encoders(i915);
1062 }
1063
1064 static bool suspend_to_idle(struct drm_i915_private *dev_priv)
1065 {
1066 #if IS_ENABLED(CONFIG_ACPI_SLEEP)
1067         if (acpi_target_system_state() < ACPI_STATE_S3)
1068                 return true;
1069 #endif
1070         return false;
1071 }
1072
1073 static int i915_drm_prepare(struct drm_device *dev)
1074 {
1075         struct drm_i915_private *i915 = to_i915(dev);
1076
1077         /*
1078          * NB intel_display_suspend() may issue new requests after we've
1079          * ostensibly marked the GPU as ready-to-sleep here. We need to
1080          * split out that work and pull it forward so that after point,
1081          * the GPU is not woken again.
1082          */
1083         i915_gem_suspend(i915);
1084
1085         return 0;
1086 }
1087
1088 static int i915_drm_suspend(struct drm_device *dev)
1089 {
1090         struct drm_i915_private *dev_priv = to_i915(dev);
1091         struct pci_dev *pdev = dev_priv->drm.pdev;
1092         pci_power_t opregion_target_state;
1093
1094         disable_rpm_wakeref_asserts(&dev_priv->runtime_pm);
1095
1096         /* We do a lot of poking in a lot of registers, make sure they work
1097          * properly. */
1098         intel_power_domains_disable(dev_priv);
1099
1100         drm_kms_helper_poll_disable(dev);
1101
1102         pci_save_state(pdev);
1103
1104         intel_display_suspend(dev);
1105
1106         intel_dp_mst_suspend(dev_priv);
1107
1108         intel_runtime_pm_disable_interrupts(dev_priv);
1109         intel_hpd_cancel_work(dev_priv);
1110
1111         intel_suspend_encoders(dev_priv);
1112
1113         intel_suspend_hw(dev_priv);
1114
1115         i915_ggtt_suspend(&dev_priv->ggtt);
1116
1117         i915_save_display(dev_priv);
1118
1119         opregion_target_state = suspend_to_idle(dev_priv) ? PCI_D1 : PCI_D3cold;
1120         intel_opregion_suspend(dev_priv, opregion_target_state);
1121
1122         intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED, true);
1123
1124         dev_priv->suspend_count++;
1125
1126         intel_csr_ucode_suspend(dev_priv);
1127
1128         enable_rpm_wakeref_asserts(&dev_priv->runtime_pm);
1129
1130         return 0;
1131 }
1132
1133 static enum i915_drm_suspend_mode
1134 get_suspend_mode(struct drm_i915_private *dev_priv, bool hibernate)
1135 {
1136         if (hibernate)
1137                 return I915_DRM_SUSPEND_HIBERNATE;
1138
1139         if (suspend_to_idle(dev_priv))
1140                 return I915_DRM_SUSPEND_IDLE;
1141
1142         return I915_DRM_SUSPEND_MEM;
1143 }
1144
1145 static int i915_drm_suspend_late(struct drm_device *dev, bool hibernation)
1146 {
1147         struct drm_i915_private *dev_priv = to_i915(dev);
1148         struct pci_dev *pdev = dev_priv->drm.pdev;
1149         struct intel_runtime_pm *rpm = &dev_priv->runtime_pm;
1150         int ret;
1151
1152         disable_rpm_wakeref_asserts(rpm);
1153
1154         i915_gem_suspend_late(dev_priv);
1155
1156         intel_uncore_suspend(&dev_priv->uncore);
1157
1158         intel_power_domains_suspend(dev_priv,
1159                                     get_suspend_mode(dev_priv, hibernation));
1160
1161         intel_display_power_suspend_late(dev_priv);
1162
1163         ret = vlv_suspend_complete(dev_priv);
1164         if (ret) {
1165                 drm_err(&dev_priv->drm, "Suspend complete failed: %d\n", ret);
1166                 intel_power_domains_resume(dev_priv);
1167
1168                 goto out;
1169         }
1170
1171         pci_disable_device(pdev);
1172         /*
1173          * During hibernation on some platforms the BIOS may try to access
1174          * the device even though it's already in D3 and hang the machine. So
1175          * leave the device in D0 on those platforms and hope the BIOS will
1176          * power down the device properly. The issue was seen on multiple old
1177          * GENs with different BIOS vendors, so having an explicit blacklist
1178          * is inpractical; apply the workaround on everything pre GEN6. The
1179          * platforms where the issue was seen:
1180          * Lenovo Thinkpad X301, X61s, X60, T60, X41
1181          * Fujitsu FSC S7110
1182          * Acer Aspire 1830T
1183          */
1184         if (!(hibernation && INTEL_GEN(dev_priv) < 6))
1185                 pci_set_power_state(pdev, PCI_D3hot);
1186
1187 out:
1188         enable_rpm_wakeref_asserts(rpm);
1189         if (!dev_priv->uncore.user_forcewake_count)
1190                 intel_runtime_pm_driver_release(rpm);
1191
1192         return ret;
1193 }
1194
1195 int i915_suspend_switcheroo(struct drm_i915_private *i915, pm_message_t state)
1196 {
1197         int error;
1198
1199         if (drm_WARN_ON_ONCE(&i915->drm, state.event != PM_EVENT_SUSPEND &&
1200                              state.event != PM_EVENT_FREEZE))
1201                 return -EINVAL;
1202
1203         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1204                 return 0;
1205
1206         error = i915_drm_suspend(&i915->drm);
1207         if (error)
1208                 return error;
1209
1210         return i915_drm_suspend_late(&i915->drm, false);
1211 }
1212
1213 static int i915_drm_resume(struct drm_device *dev)
1214 {
1215         struct drm_i915_private *dev_priv = to_i915(dev);
1216         int ret;
1217
1218         disable_rpm_wakeref_asserts(&dev_priv->runtime_pm);
1219
1220         sanitize_gpu(dev_priv);
1221
1222         ret = i915_ggtt_enable_hw(dev_priv);
1223         if (ret)
1224                 drm_err(&dev_priv->drm, "failed to re-enable GGTT\n");
1225
1226         i915_ggtt_resume(&dev_priv->ggtt);
1227
1228         intel_csr_ucode_resume(dev_priv);
1229
1230         i915_restore_display(dev_priv);
1231         intel_pps_unlock_regs_wa(dev_priv);
1232
1233         intel_init_pch_refclk(dev_priv);
1234
1235         /*
1236          * Interrupts have to be enabled before any batches are run. If not the
1237          * GPU will hang. i915_gem_init_hw() will initiate batches to
1238          * update/restore the context.
1239          *
1240          * drm_mode_config_reset() needs AUX interrupts.
1241          *
1242          * Modeset enabling in intel_modeset_init_hw() also needs working
1243          * interrupts.
1244          */
1245         intel_runtime_pm_enable_interrupts(dev_priv);
1246
1247         drm_mode_config_reset(dev);
1248
1249         i915_gem_resume(dev_priv);
1250
1251         intel_modeset_init_hw(dev_priv);
1252         intel_init_clock_gating(dev_priv);
1253         intel_hpd_init(dev_priv);
1254
1255         /* MST sideband requires HPD interrupts enabled */
1256         intel_dp_mst_resume(dev_priv);
1257         intel_display_resume(dev);
1258
1259         intel_hpd_poll_disable(dev_priv);
1260         drm_kms_helper_poll_enable(dev);
1261
1262         intel_opregion_resume(dev_priv);
1263
1264         intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING, false);
1265
1266         intel_power_domains_enable(dev_priv);
1267
1268         intel_gvt_resume(dev_priv);
1269
1270         enable_rpm_wakeref_asserts(&dev_priv->runtime_pm);
1271
1272         return 0;
1273 }
1274
1275 static int i915_drm_resume_early(struct drm_device *dev)
1276 {
1277         struct drm_i915_private *dev_priv = to_i915(dev);
1278         struct pci_dev *pdev = dev_priv->drm.pdev;
1279         int ret;
1280
1281         /*
1282          * We have a resume ordering issue with the snd-hda driver also
1283          * requiring our device to be power up. Due to the lack of a
1284          * parent/child relationship we currently solve this with an early
1285          * resume hook.
1286          *
1287          * FIXME: This should be solved with a special hdmi sink device or
1288          * similar so that power domains can be employed.
1289          */
1290
1291         /*
1292          * Note that we need to set the power state explicitly, since we
1293          * powered off the device during freeze and the PCI core won't power
1294          * it back up for us during thaw. Powering off the device during
1295          * freeze is not a hard requirement though, and during the
1296          * suspend/resume phases the PCI core makes sure we get here with the
1297          * device powered on. So in case we change our freeze logic and keep
1298          * the device powered we can also remove the following set power state
1299          * call.
1300          */
1301         ret = pci_set_power_state(pdev, PCI_D0);
1302         if (ret) {
1303                 drm_err(&dev_priv->drm,
1304                         "failed to set PCI D0 power state (%d)\n", ret);
1305                 return ret;
1306         }
1307
1308         /*
1309          * Note that pci_enable_device() first enables any parent bridge
1310          * device and only then sets the power state for this device. The
1311          * bridge enabling is a nop though, since bridge devices are resumed
1312          * first. The order of enabling power and enabling the device is
1313          * imposed by the PCI core as described above, so here we preserve the
1314          * same order for the freeze/thaw phases.
1315          *
1316          * TODO: eventually we should remove pci_disable_device() /
1317          * pci_enable_enable_device() from suspend/resume. Due to how they
1318          * depend on the device enable refcount we can't anyway depend on them
1319          * disabling/enabling the device.
1320          */
1321         if (pci_enable_device(pdev))
1322                 return -EIO;
1323
1324         pci_set_master(pdev);
1325
1326         disable_rpm_wakeref_asserts(&dev_priv->runtime_pm);
1327
1328         ret = vlv_resume_prepare(dev_priv, false);
1329         if (ret)
1330                 drm_err(&dev_priv->drm,
1331                         "Resume prepare failed: %d, continuing anyway\n", ret);
1332
1333         intel_uncore_resume_early(&dev_priv->uncore);
1334
1335         intel_gt_check_and_clear_faults(&dev_priv->gt);
1336
1337         intel_display_power_resume_early(dev_priv);
1338
1339         intel_power_domains_resume(dev_priv);
1340
1341         enable_rpm_wakeref_asserts(&dev_priv->runtime_pm);
1342
1343         return ret;
1344 }
1345
1346 int i915_resume_switcheroo(struct drm_i915_private *i915)
1347 {
1348         int ret;
1349
1350         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1351                 return 0;
1352
1353         ret = i915_drm_resume_early(&i915->drm);
1354         if (ret)
1355                 return ret;
1356
1357         return i915_drm_resume(&i915->drm);
1358 }
1359
1360 static int i915_pm_prepare(struct device *kdev)
1361 {
1362         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1363
1364         if (!i915) {
1365                 dev_err(kdev, "DRM not initialized, aborting suspend.\n");
1366                 return -ENODEV;
1367         }
1368
1369         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1370                 return 0;
1371
1372         return i915_drm_prepare(&i915->drm);
1373 }
1374
1375 static int i915_pm_suspend(struct device *kdev)
1376 {
1377         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1378
1379         if (!i915) {
1380                 dev_err(kdev, "DRM not initialized, aborting suspend.\n");
1381                 return -ENODEV;
1382         }
1383
1384         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1385                 return 0;
1386
1387         return i915_drm_suspend(&i915->drm);
1388 }
1389
1390 static int i915_pm_suspend_late(struct device *kdev)
1391 {
1392         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1393
1394         /*
1395          * We have a suspend ordering issue with the snd-hda driver also
1396          * requiring our device to be power up. Due to the lack of a
1397          * parent/child relationship we currently solve this with an late
1398          * suspend hook.
1399          *
1400          * FIXME: This should be solved with a special hdmi sink device or
1401          * similar so that power domains can be employed.
1402          */
1403         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1404                 return 0;
1405
1406         return i915_drm_suspend_late(&i915->drm, false);
1407 }
1408
1409 static int i915_pm_poweroff_late(struct device *kdev)
1410 {
1411         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1412
1413         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1414                 return 0;
1415
1416         return i915_drm_suspend_late(&i915->drm, true);
1417 }
1418
1419 static int i915_pm_resume_early(struct device *kdev)
1420 {
1421         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1422
1423         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1424                 return 0;
1425
1426         return i915_drm_resume_early(&i915->drm);
1427 }
1428
1429 static int i915_pm_resume(struct device *kdev)
1430 {
1431         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1432
1433         if (i915->drm.switch_power_state == DRM_SWITCH_POWER_OFF)
1434                 return 0;
1435
1436         return i915_drm_resume(&i915->drm);
1437 }
1438
1439 /* freeze: before creating the hibernation_image */
1440 static int i915_pm_freeze(struct device *kdev)
1441 {
1442         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1443         int ret;
1444
1445         if (i915->drm.switch_power_state != DRM_SWITCH_POWER_OFF) {
1446                 ret = i915_drm_suspend(&i915->drm);
1447                 if (ret)
1448                         return ret;
1449         }
1450
1451         ret = i915_gem_freeze(i915);
1452         if (ret)
1453                 return ret;
1454
1455         return 0;
1456 }
1457
1458 static int i915_pm_freeze_late(struct device *kdev)
1459 {
1460         struct drm_i915_private *i915 = kdev_to_i915(kdev);
1461         int ret;
1462
1463         if (i915->drm.switch_power_state != DRM_SWITCH_POWER_OFF) {
1464                 ret = i915_drm_suspend_late(&i915->drm, true);
1465                 if (ret)
1466                         return ret;
1467         }
1468
1469         ret = i915_gem_freeze_late(i915);
1470         if (ret)
1471                 return ret;
1472
1473         return 0;
1474 }
1475
1476 /* thaw: called after creating the hibernation image, but before turning off. */
1477 static int i915_pm_thaw_early(struct device *kdev)
1478 {
1479         return i915_pm_resume_early(kdev);
1480 }
1481
1482 static int i915_pm_thaw(struct device *kdev)
1483 {
1484         return i915_pm_resume(kdev);
1485 }
1486
1487 /* restore: called after loading the hibernation image. */
1488 static int i915_pm_restore_early(struct device *kdev)
1489 {
1490         return i915_pm_resume_early(kdev);
1491 }
1492
1493 static int i915_pm_restore(struct device *kdev)
1494 {
1495         return i915_pm_resume(kdev);
1496 }
1497
1498 static int intel_runtime_suspend(struct device *kdev)
1499 {
1500         struct drm_i915_private *dev_priv = kdev_to_i915(kdev);
1501         struct intel_runtime_pm *rpm = &dev_priv->runtime_pm;
1502         int ret;
1503
1504         if (drm_WARN_ON_ONCE(&dev_priv->drm, !HAS_RUNTIME_PM(dev_priv)))
1505                 return -ENODEV;
1506
1507         drm_dbg_kms(&dev_priv->drm, "Suspending device\n");
1508
1509         disable_rpm_wakeref_asserts(rpm);
1510
1511         /*
1512          * We are safe here against re-faults, since the fault handler takes
1513          * an RPM reference.
1514          */
1515         i915_gem_runtime_suspend(dev_priv);
1516
1517         intel_gt_runtime_suspend(&dev_priv->gt);
1518
1519         intel_runtime_pm_disable_interrupts(dev_priv);
1520
1521         intel_uncore_suspend(&dev_priv->uncore);
1522
1523         intel_display_power_suspend(dev_priv);
1524
1525         ret = vlv_suspend_complete(dev_priv);
1526         if (ret) {
1527                 drm_err(&dev_priv->drm,
1528                         "Runtime suspend failed, disabling it (%d)\n", ret);
1529                 intel_uncore_runtime_resume(&dev_priv->uncore);
1530
1531                 intel_runtime_pm_enable_interrupts(dev_priv);
1532
1533                 intel_gt_runtime_resume(&dev_priv->gt);
1534
1535                 enable_rpm_wakeref_asserts(rpm);
1536
1537                 return ret;
1538         }
1539
1540         enable_rpm_wakeref_asserts(rpm);
1541         intel_runtime_pm_driver_release(rpm);
1542
1543         if (intel_uncore_arm_unclaimed_mmio_detection(&dev_priv->uncore))
1544                 drm_err(&dev_priv->drm,
1545                         "Unclaimed access detected prior to suspending\n");
1546
1547         rpm->suspended = true;
1548
1549         /*
1550          * FIXME: We really should find a document that references the arguments
1551          * used below!
1552          */
1553         if (IS_BROADWELL(dev_priv)) {
1554                 /*
1555                  * On Broadwell, if we use PCI_D1 the PCH DDI ports will stop
1556                  * being detected, and the call we do at intel_runtime_resume()
1557                  * won't be able to restore them. Since PCI_D3hot matches the
1558                  * actual specification and appears to be working, use it.
1559                  */
1560                 intel_opregion_notify_adapter(dev_priv, PCI_D3hot);
1561         } else {
1562                 /*
1563                  * current versions of firmware which depend on this opregion
1564                  * notification have repurposed the D1 definition to mean
1565                  * "runtime suspended" vs. what you would normally expect (D3)
1566                  * to distinguish it from notifications that might be sent via
1567                  * the suspend path.
1568                  */
1569                 intel_opregion_notify_adapter(dev_priv, PCI_D1);
1570         }
1571
1572         assert_forcewakes_inactive(&dev_priv->uncore);
1573
1574         if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv))
1575                 intel_hpd_poll_enable(dev_priv);
1576
1577         drm_dbg_kms(&dev_priv->drm, "Device suspended\n");
1578         return 0;
1579 }
1580
1581 static int intel_runtime_resume(struct device *kdev)
1582 {
1583         struct drm_i915_private *dev_priv = kdev_to_i915(kdev);
1584         struct intel_runtime_pm *rpm = &dev_priv->runtime_pm;
1585         int ret;
1586
1587         if (drm_WARN_ON_ONCE(&dev_priv->drm, !HAS_RUNTIME_PM(dev_priv)))
1588                 return -ENODEV;
1589
1590         drm_dbg_kms(&dev_priv->drm, "Resuming device\n");
1591
1592         drm_WARN_ON_ONCE(&dev_priv->drm, atomic_read(&rpm->wakeref_count));
1593         disable_rpm_wakeref_asserts(rpm);
1594
1595         intel_opregion_notify_adapter(dev_priv, PCI_D0);
1596         rpm->suspended = false;
1597         if (intel_uncore_unclaimed_mmio(&dev_priv->uncore))
1598                 drm_dbg(&dev_priv->drm,
1599                         "Unclaimed access during suspend, bios?\n");
1600
1601         intel_display_power_resume(dev_priv);
1602
1603         ret = vlv_resume_prepare(dev_priv, true);
1604
1605         intel_uncore_runtime_resume(&dev_priv->uncore);
1606
1607         intel_runtime_pm_enable_interrupts(dev_priv);
1608
1609         /*
1610          * No point of rolling back things in case of an error, as the best
1611          * we can do is to hope that things will still work (and disable RPM).
1612          */
1613         intel_gt_runtime_resume(&dev_priv->gt);
1614
1615         /*
1616          * On VLV/CHV display interrupts are part of the display
1617          * power well, so hpd is reinitialized from there. For
1618          * everyone else do it here.
1619          */
1620         if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) {
1621                 intel_hpd_init(dev_priv);
1622                 intel_hpd_poll_disable(dev_priv);
1623         }
1624
1625         intel_enable_ipc(dev_priv);
1626
1627         enable_rpm_wakeref_asserts(rpm);
1628
1629         if (ret)
1630                 drm_err(&dev_priv->drm,
1631                         "Runtime resume failed, disabling it (%d)\n", ret);
1632         else
1633                 drm_dbg_kms(&dev_priv->drm, "Device resumed\n");
1634
1635         return ret;
1636 }
1637
1638 const struct dev_pm_ops i915_pm_ops = {
1639         /*
1640          * S0ix (via system suspend) and S3 event handlers [PMSG_SUSPEND,
1641          * PMSG_RESUME]
1642          */
1643         .prepare = i915_pm_prepare,
1644         .suspend = i915_pm_suspend,
1645         .suspend_late = i915_pm_suspend_late,
1646         .resume_early = i915_pm_resume_early,
1647         .resume = i915_pm_resume,
1648
1649         /*
1650          * S4 event handlers
1651          * @freeze, @freeze_late    : called (1) before creating the
1652          *                            hibernation image [PMSG_FREEZE] and
1653          *                            (2) after rebooting, before restoring
1654          *                            the image [PMSG_QUIESCE]
1655          * @thaw, @thaw_early       : called (1) after creating the hibernation
1656          *                            image, before writing it [PMSG_THAW]
1657          *                            and (2) after failing to create or
1658          *                            restore the image [PMSG_RECOVER]
1659          * @poweroff, @poweroff_late: called after writing the hibernation
1660          *                            image, before rebooting [PMSG_HIBERNATE]
1661          * @restore, @restore_early : called after rebooting and restoring the
1662          *                            hibernation image [PMSG_RESTORE]
1663          */
1664         .freeze = i915_pm_freeze,
1665         .freeze_late = i915_pm_freeze_late,
1666         .thaw_early = i915_pm_thaw_early,
1667         .thaw = i915_pm_thaw,
1668         .poweroff = i915_pm_suspend,
1669         .poweroff_late = i915_pm_poweroff_late,
1670         .restore_early = i915_pm_restore_early,
1671         .restore = i915_pm_restore,
1672
1673         /* S0ix (via runtime suspend) event handlers */
1674         .runtime_suspend = intel_runtime_suspend,
1675         .runtime_resume = intel_runtime_resume,
1676 };
1677
1678 static const struct file_operations i915_driver_fops = {
1679         .owner = THIS_MODULE,
1680         .open = drm_open,
1681         .release = drm_release_noglobal,
1682         .unlocked_ioctl = drm_ioctl,
1683         .mmap = i915_gem_mmap,
1684         .poll = drm_poll,
1685         .read = drm_read,
1686         .compat_ioctl = i915_ioc32_compat_ioctl,
1687         .llseek = noop_llseek,
1688 };
1689
1690 static int
1691 i915_gem_reject_pin_ioctl(struct drm_device *dev, void *data,
1692                           struct drm_file *file)
1693 {
1694         return -ENODEV;
1695 }
1696
1697 static const struct drm_ioctl_desc i915_ioctls[] = {
1698         DRM_IOCTL_DEF_DRV(I915_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1699         DRM_IOCTL_DEF_DRV(I915_FLUSH, drm_noop, DRM_AUTH),
1700         DRM_IOCTL_DEF_DRV(I915_FLIP, drm_noop, DRM_AUTH),
1701         DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, drm_noop, DRM_AUTH),
1702         DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, drm_noop, DRM_AUTH),
1703         DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, drm_noop, DRM_AUTH),
1704         DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam_ioctl, DRM_RENDER_ALLOW),
1705         DRM_IOCTL_DEF_DRV(I915_SETPARAM, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1706         DRM_IOCTL_DEF_DRV(I915_ALLOC, drm_noop, DRM_AUTH),
1707         DRM_IOCTL_DEF_DRV(I915_FREE, drm_noop, DRM_AUTH),
1708         DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1709         DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, drm_noop, DRM_AUTH),
1710         DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP,  drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1711         DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE,  drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1712         DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE,  drm_noop, DRM_AUTH),
1713         DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, drm_noop, DRM_AUTH),
1714         DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1715         DRM_IOCTL_DEF_DRV(I915_GEM_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1716         DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer_ioctl, DRM_AUTH),
1717         DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2_WR, i915_gem_execbuffer2_ioctl, DRM_RENDER_ALLOW),
1718         DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY),
1719         DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY),
1720         DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_RENDER_ALLOW),
1721         DRM_IOCTL_DEF_DRV(I915_GEM_SET_CACHING, i915_gem_set_caching_ioctl, DRM_RENDER_ALLOW),
1722         DRM_IOCTL_DEF_DRV(I915_GEM_GET_CACHING, i915_gem_get_caching_ioctl, DRM_RENDER_ALLOW),
1723         DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_RENDER_ALLOW),
1724         DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1725         DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
1726         DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_RENDER_ALLOW),
1727         DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_RENDER_ALLOW),
1728         DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_RENDER_ALLOW),
1729         DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_RENDER_ALLOW),
1730         DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_OFFSET, i915_gem_mmap_offset_ioctl, DRM_RENDER_ALLOW),
1731         DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_RENDER_ALLOW),
1732         DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_RENDER_ALLOW),
1733         DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling_ioctl, DRM_RENDER_ALLOW),
1734         DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling_ioctl, DRM_RENDER_ALLOW),
1735         DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_RENDER_ALLOW),
1736         DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id_ioctl, 0),
1737         DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_RENDER_ALLOW),
1738         DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image_ioctl, DRM_MASTER),
1739         DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs_ioctl, DRM_MASTER),
1740         DRM_IOCTL_DEF_DRV(I915_SET_SPRITE_COLORKEY, intel_sprite_set_colorkey_ioctl, DRM_MASTER),
1741         DRM_IOCTL_DEF_DRV(I915_GET_SPRITE_COLORKEY, drm_noop, DRM_MASTER),
1742         DRM_IOCTL_DEF_DRV(I915_GEM_WAIT, i915_gem_wait_ioctl, DRM_RENDER_ALLOW),
1743         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_CREATE_EXT, i915_gem_context_create_ioctl, DRM_RENDER_ALLOW),
1744         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_DESTROY, i915_gem_context_destroy_ioctl, DRM_RENDER_ALLOW),
1745         DRM_IOCTL_DEF_DRV(I915_REG_READ, i915_reg_read_ioctl, DRM_RENDER_ALLOW),
1746         DRM_IOCTL_DEF_DRV(I915_GET_RESET_STATS, i915_gem_context_reset_stats_ioctl, DRM_RENDER_ALLOW),
1747         DRM_IOCTL_DEF_DRV(I915_GEM_USERPTR, i915_gem_userptr_ioctl, DRM_RENDER_ALLOW),
1748         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_GETPARAM, i915_gem_context_getparam_ioctl, DRM_RENDER_ALLOW),
1749         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_SETPARAM, i915_gem_context_setparam_ioctl, DRM_RENDER_ALLOW),
1750         DRM_IOCTL_DEF_DRV(I915_PERF_OPEN, i915_perf_open_ioctl, DRM_RENDER_ALLOW),
1751         DRM_IOCTL_DEF_DRV(I915_PERF_ADD_CONFIG, i915_perf_add_config_ioctl, DRM_RENDER_ALLOW),
1752         DRM_IOCTL_DEF_DRV(I915_PERF_REMOVE_CONFIG, i915_perf_remove_config_ioctl, DRM_RENDER_ALLOW),
1753         DRM_IOCTL_DEF_DRV(I915_QUERY, i915_query_ioctl, DRM_RENDER_ALLOW),
1754         DRM_IOCTL_DEF_DRV(I915_GEM_VM_CREATE, i915_gem_vm_create_ioctl, DRM_RENDER_ALLOW),
1755         DRM_IOCTL_DEF_DRV(I915_GEM_VM_DESTROY, i915_gem_vm_destroy_ioctl, DRM_RENDER_ALLOW),
1756 };
1757
1758 static const struct drm_driver driver = {
1759         /* Don't use MTRRs here; the Xserver or userspace app should
1760          * deal with them for Intel hardware.
1761          */
1762         .driver_features =
1763             DRIVER_GEM |
1764             DRIVER_RENDER | DRIVER_MODESET | DRIVER_ATOMIC | DRIVER_SYNCOBJ |
1765             DRIVER_SYNCOBJ_TIMELINE,
1766         .release = i915_driver_release,
1767         .open = i915_driver_open,
1768         .lastclose = i915_driver_lastclose,
1769         .postclose = i915_driver_postclose,
1770
1771         .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
1772         .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
1773         .gem_prime_import = i915_gem_prime_import,
1774
1775         .dumb_create = i915_gem_dumb_create,
1776         .dumb_map_offset = i915_gem_dumb_mmap_offset,
1777
1778         .ioctls = i915_ioctls,
1779         .num_ioctls = ARRAY_SIZE(i915_ioctls),
1780         .fops = &i915_driver_fops,
1781         .name = DRIVER_NAME,
1782         .desc = DRIVER_DESC,
1783         .date = DRIVER_DATE,
1784         .major = DRIVER_MAJOR,
1785         .minor = DRIVER_MINOR,
1786         .patchlevel = DRIVER_PATCHLEVEL,
1787 };