2 * Copyright (c) 2015, Mellanox Technologies, Ltd. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 #ifndef __MLX5_ESWITCH_H__
34 #define __MLX5_ESWITCH_H__
36 #include <linux/if_ether.h>
37 #include <linux/if_link.h>
38 #include <net/devlink.h>
39 #include <linux/mlx5/device.h>
40 #include <linux/mlx5/eswitch.h>
43 #ifdef CONFIG_MLX5_ESWITCH
45 #define MLX5_MAX_UC_PER_VPORT(dev) \
46 (1 << MLX5_CAP_GEN(dev, log_max_current_uc_list))
48 #define MLX5_MAX_MC_PER_VPORT(dev) \
49 (1 << MLX5_CAP_GEN(dev, log_max_current_mc_list))
51 #define FDB_UPLINK_VPORT 0xffff
53 #define MLX5_MIN_BW_SHARE 1
55 #define MLX5_RATE_TO_BW_SHARE(rate, divider, limit) \
56 min_t(u32, max_t(u32, (rate) / (divider), MLX5_MIN_BW_SHARE), limit)
58 struct vport_ingress {
59 struct mlx5_flow_table *acl;
60 struct mlx5_flow_group *allow_untagged_spoofchk_grp;
61 struct mlx5_flow_group *allow_spoofchk_only_grp;
62 struct mlx5_flow_group *allow_untagged_only_grp;
63 struct mlx5_flow_group *drop_grp;
64 struct mlx5_flow_handle *allow_rule;
65 struct mlx5_flow_handle *drop_rule;
66 struct mlx5_fc *drop_counter;
70 struct mlx5_flow_table *acl;
71 struct mlx5_flow_group *allowed_vlans_grp;
72 struct mlx5_flow_group *drop_grp;
73 struct mlx5_flow_handle *allowed_vlan;
74 struct mlx5_flow_handle *drop_rule;
75 struct mlx5_fc *drop_counter;
78 struct mlx5_vport_drop_stats {
83 struct mlx5_vport_info {
96 struct mlx5_core_dev *dev;
98 struct hlist_head uc_list[MLX5_L2_ADDR_HASH_SIZE];
99 struct hlist_head mc_list[MLX5_L2_ADDR_HASH_SIZE];
100 struct mlx5_flow_handle *promisc_rule;
101 struct mlx5_flow_handle *allmulti_rule;
102 struct work_struct vport_change_handler;
104 struct vport_ingress ingress;
105 struct vport_egress egress;
107 struct mlx5_vport_info info;
119 struct mlx5_eswitch_fdb {
122 struct mlx5_flow_table *fdb;
123 struct mlx5_flow_group *addr_grp;
124 struct mlx5_flow_group *allmulti_grp;
125 struct mlx5_flow_group *promisc_grp;
128 struct offloads_fdb {
129 struct mlx5_flow_table *fast_fdb;
130 struct mlx5_flow_table *slow_fdb;
131 struct mlx5_flow_group *send_to_vport_grp;
132 struct mlx5_flow_group *miss_grp;
133 struct mlx5_flow_handle *miss_rule_uni;
134 struct mlx5_flow_handle *miss_rule_multi;
135 int vlan_push_pop_refcount;
140 struct mlx5_esw_offload {
141 struct mlx5_flow_table *ft_offloads;
142 struct mlx5_flow_group *vport_rx_group;
143 struct mlx5_eswitch_rep *vport_reps;
144 DECLARE_HASHTABLE(encap_tbl, 8);
145 DECLARE_HASHTABLE(mod_hdr_tbl, 8);
151 /* E-Switch MC FDB table hash node */
152 struct esw_mc_addr { /* SRIOV only */
153 struct l2addr_node node;
154 struct mlx5_flow_handle *uplink_rule; /* Forward to uplink rule */
158 struct mlx5_eswitch {
159 struct mlx5_core_dev *dev;
160 struct mlx5_eswitch_fdb fdb_table;
161 struct hlist_head mc_table[MLX5_L2_ADDR_HASH_SIZE];
162 struct workqueue_struct *work_queue;
163 struct mlx5_vport *vports;
166 /* Synchronize between vport change events
167 * and async SRIOV admin state changes
169 struct mutex state_lock;
170 struct esw_mc_addr mc_promisc;
177 struct mlx5_esw_offload offloads;
181 void esw_offloads_cleanup(struct mlx5_eswitch *esw, int nvports);
182 int esw_offloads_init(struct mlx5_eswitch *esw, int nvports);
183 void esw_offloads_cleanup_reps(struct mlx5_eswitch *esw);
184 int esw_offloads_init_reps(struct mlx5_eswitch *esw);
187 int mlx5_eswitch_init(struct mlx5_core_dev *dev);
188 void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw);
189 void mlx5_eswitch_vport_event(struct mlx5_eswitch *esw, struct mlx5_eqe *eqe);
190 int mlx5_eswitch_enable_sriov(struct mlx5_eswitch *esw, int nvfs, int mode);
191 void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw);
192 int mlx5_eswitch_set_vport_mac(struct mlx5_eswitch *esw,
193 int vport, u8 mac[ETH_ALEN]);
194 int mlx5_eswitch_set_vport_state(struct mlx5_eswitch *esw,
195 int vport, int link_state);
196 int mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
197 int vport, u16 vlan, u8 qos);
198 int mlx5_eswitch_set_vport_spoofchk(struct mlx5_eswitch *esw,
199 int vport, bool spoofchk);
200 int mlx5_eswitch_set_vport_trust(struct mlx5_eswitch *esw,
201 int vport_num, bool setting);
202 int mlx5_eswitch_set_vport_rate(struct mlx5_eswitch *esw, int vport,
203 u32 max_rate, u32 min_rate);
204 int mlx5_eswitch_get_vport_config(struct mlx5_eswitch *esw,
205 int vport, struct ifla_vf_info *ivi);
206 int mlx5_eswitch_get_vport_stats(struct mlx5_eswitch *esw,
208 struct ifla_vf_stats *vf_stats);
209 void mlx5_eswitch_del_send_to_vport_rule(struct mlx5_flow_handle *rule);
211 struct mlx5_flow_spec;
212 struct mlx5_esw_flow_attr;
214 struct mlx5_flow_handle *
215 mlx5_eswitch_add_offloaded_rule(struct mlx5_eswitch *esw,
216 struct mlx5_flow_spec *spec,
217 struct mlx5_esw_flow_attr *attr);
219 mlx5_eswitch_del_offloaded_rule(struct mlx5_eswitch *esw,
220 struct mlx5_flow_handle *rule,
221 struct mlx5_esw_flow_attr *attr);
223 struct mlx5_flow_handle *
224 mlx5_eswitch_create_vport_rx_rule(struct mlx5_eswitch *esw, int vport, u32 tirn);
227 SET_VLAN_STRIP = BIT(0),
228 SET_VLAN_INSERT = BIT(1)
231 enum mlx5_flow_match_level {
232 MLX5_MATCH_NONE = MLX5_INLINE_MODE_NONE,
233 MLX5_MATCH_L2 = MLX5_INLINE_MODE_L2,
234 MLX5_MATCH_L3 = MLX5_INLINE_MODE_IP,
235 MLX5_MATCH_L4 = MLX5_INLINE_MODE_TCP_UDP,
238 struct mlx5_esw_flow_attr {
239 struct mlx5_eswitch_rep *in_rep;
240 struct mlx5_eswitch_rep *out_rep;
241 struct mlx5_core_dev *out_mdev;
242 struct mlx5_core_dev *in_mdev;
252 struct mlx5e_tc_flow_parse_attr *parse_attr;
255 int mlx5_devlink_eswitch_mode_set(struct devlink *devlink, u16 mode);
256 int mlx5_devlink_eswitch_mode_get(struct devlink *devlink, u16 *mode);
257 int mlx5_devlink_eswitch_inline_mode_set(struct devlink *devlink, u8 mode);
258 int mlx5_devlink_eswitch_inline_mode_get(struct devlink *devlink, u8 *mode);
259 int mlx5_eswitch_inline_mode_get(struct mlx5_eswitch *esw, int nvfs, u8 *mode);
260 int mlx5_devlink_eswitch_encap_mode_set(struct devlink *devlink, u8 encap);
261 int mlx5_devlink_eswitch_encap_mode_get(struct devlink *devlink, u8 *encap);
262 void *mlx5_eswitch_get_uplink_priv(struct mlx5_eswitch *esw, u8 rep_type);
264 int mlx5_eswitch_add_vlan_action(struct mlx5_eswitch *esw,
265 struct mlx5_esw_flow_attr *attr);
266 int mlx5_eswitch_del_vlan_action(struct mlx5_eswitch *esw,
267 struct mlx5_esw_flow_attr *attr);
268 int __mlx5_eswitch_set_vport_vlan(struct mlx5_eswitch *esw,
269 int vport, u16 vlan, u8 qos, u8 set_flags);
271 static inline bool mlx5_eswitch_vlan_actions_supported(struct mlx5_core_dev *dev)
273 return MLX5_CAP_ESW_FLOWTABLE_FDB(dev, pop_vlan) &&
274 MLX5_CAP_ESW_FLOWTABLE_FDB(dev, push_vlan);
277 #define MLX5_DEBUG_ESWITCH_MASK BIT(3)
279 #define esw_info(dev, format, ...) \
280 pr_info("(%s): E-Switch: " format, (dev)->priv.name, ##__VA_ARGS__)
282 #define esw_warn(dev, format, ...) \
283 pr_warn("(%s): E-Switch: " format, (dev)->priv.name, ##__VA_ARGS__)
285 #define esw_debug(dev, format, ...) \
286 mlx5_core_dbg_mask(dev, MLX5_DEBUG_ESWITCH_MASK, format, ##__VA_ARGS__)
287 #else /* CONFIG_MLX5_ESWITCH */
288 /* eswitch API stubs */
289 static inline int mlx5_eswitch_init(struct mlx5_core_dev *dev) { return 0; }
290 static inline void mlx5_eswitch_cleanup(struct mlx5_eswitch *esw) {}
291 static inline void mlx5_eswitch_vport_event(struct mlx5_eswitch *esw, struct mlx5_eqe *eqe) {}
292 static inline int mlx5_eswitch_enable_sriov(struct mlx5_eswitch *esw, int nvfs, int mode) { return 0; }
293 static inline void mlx5_eswitch_disable_sriov(struct mlx5_eswitch *esw) {}
294 #endif /* CONFIG_MLX5_ESWITCH */
296 #endif /* __MLX5_ESWITCH_H__ */