1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2013 - 2018 Intel Corporation. */
4 #include "i40e_adminq.h"
5 #include "i40e_prototype.h"
10 * @hw: pointer to the hw struct
11 * @status: Embedded DCBX Engine Status
13 * Get the DCBX status from the Firmware
15 i40e_status i40e_get_dcbx_status(struct i40e_hw *hw, u16 *status)
20 return I40E_ERR_PARAM;
22 reg = rd32(hw, I40E_PRTDCB_GENS);
23 *status = (u16)((reg & I40E_PRTDCB_GENS_DCBX_STATUS_MASK) >>
24 I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT);
30 * i40e_parse_ieee_etscfg_tlv
31 * @tlv: IEEE 802.1Qaz ETS CFG TLV
32 * @dcbcfg: Local store to update ETS CFG data
34 * Parses IEEE 802.1Qaz ETS CFG TLV
36 static void i40e_parse_ieee_etscfg_tlv(struct i40e_lldp_org_tlv *tlv,
37 struct i40e_dcbx_config *dcbcfg)
39 struct i40e_dcb_ets_config *etscfg;
40 u8 *buf = tlv->tlvinfo;
45 /* First Octet post subtype
46 * --------------------------
47 * |will-|CBS | Re- | Max |
48 * |ing | |served| TCs |
49 * --------------------------
50 * |1bit | 1bit|3 bits|3bits|
52 etscfg = &dcbcfg->etscfg;
53 etscfg->willing = (u8)((buf[offset] & I40E_IEEE_ETS_WILLING_MASK) >>
54 I40E_IEEE_ETS_WILLING_SHIFT);
55 etscfg->cbs = (u8)((buf[offset] & I40E_IEEE_ETS_CBS_MASK) >>
56 I40E_IEEE_ETS_CBS_SHIFT);
57 etscfg->maxtcs = (u8)((buf[offset] & I40E_IEEE_ETS_MAXTC_MASK) >>
58 I40E_IEEE_ETS_MAXTC_SHIFT);
60 /* Move offset to Priority Assignment Table */
63 /* Priority Assignment Table (4 octets)
64 * Octets:| 1 | 2 | 3 | 4 |
65 * -----------------------------------------
66 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
67 * -----------------------------------------
68 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
69 * -----------------------------------------
71 for (i = 0; i < 4; i++) {
72 priority = (u8)((buf[offset] & I40E_IEEE_ETS_PRIO_1_MASK) >>
73 I40E_IEEE_ETS_PRIO_1_SHIFT);
74 etscfg->prioritytable[i * 2] = priority;
75 priority = (u8)((buf[offset] & I40E_IEEE_ETS_PRIO_0_MASK) >>
76 I40E_IEEE_ETS_PRIO_0_SHIFT);
77 etscfg->prioritytable[i * 2 + 1] = priority;
81 /* TC Bandwidth Table (8 octets)
82 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
83 * ---------------------------------
84 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
85 * ---------------------------------
87 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
88 etscfg->tcbwtable[i] = buf[offset++];
90 /* TSA Assignment Table (8 octets)
91 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
92 * ---------------------------------
93 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
94 * ---------------------------------
96 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
97 etscfg->tsatable[i] = buf[offset++];
101 * i40e_parse_ieee_etsrec_tlv
102 * @tlv: IEEE 802.1Qaz ETS REC TLV
103 * @dcbcfg: Local store to update ETS REC data
105 * Parses IEEE 802.1Qaz ETS REC TLV
107 static void i40e_parse_ieee_etsrec_tlv(struct i40e_lldp_org_tlv *tlv,
108 struct i40e_dcbx_config *dcbcfg)
110 u8 *buf = tlv->tlvinfo;
115 /* Move offset to priority table */
118 /* Priority Assignment Table (4 octets)
119 * Octets:| 1 | 2 | 3 | 4 |
120 * -----------------------------------------
121 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
122 * -----------------------------------------
123 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
124 * -----------------------------------------
126 for (i = 0; i < 4; i++) {
127 priority = (u8)((buf[offset] & I40E_IEEE_ETS_PRIO_1_MASK) >>
128 I40E_IEEE_ETS_PRIO_1_SHIFT);
129 dcbcfg->etsrec.prioritytable[i*2] = priority;
130 priority = (u8)((buf[offset] & I40E_IEEE_ETS_PRIO_0_MASK) >>
131 I40E_IEEE_ETS_PRIO_0_SHIFT);
132 dcbcfg->etsrec.prioritytable[i*2 + 1] = priority;
136 /* TC Bandwidth Table (8 octets)
137 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
138 * ---------------------------------
139 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
140 * ---------------------------------
142 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
143 dcbcfg->etsrec.tcbwtable[i] = buf[offset++];
145 /* TSA Assignment Table (8 octets)
146 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
147 * ---------------------------------
148 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
149 * ---------------------------------
151 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
152 dcbcfg->etsrec.tsatable[i] = buf[offset++];
156 * i40e_parse_ieee_pfccfg_tlv
157 * @tlv: IEEE 802.1Qaz PFC CFG TLV
158 * @dcbcfg: Local store to update PFC CFG data
160 * Parses IEEE 802.1Qaz PFC CFG TLV
162 static void i40e_parse_ieee_pfccfg_tlv(struct i40e_lldp_org_tlv *tlv,
163 struct i40e_dcbx_config *dcbcfg)
165 u8 *buf = tlv->tlvinfo;
167 /* ----------------------------------------
168 * |will-|MBC | Re- | PFC | PFC Enable |
169 * |ing | |served| cap | |
170 * -----------------------------------------
171 * |1bit | 1bit|2 bits|4bits| 1 octet |
173 dcbcfg->pfc.willing = (u8)((buf[0] & I40E_IEEE_PFC_WILLING_MASK) >>
174 I40E_IEEE_PFC_WILLING_SHIFT);
175 dcbcfg->pfc.mbc = (u8)((buf[0] & I40E_IEEE_PFC_MBC_MASK) >>
176 I40E_IEEE_PFC_MBC_SHIFT);
177 dcbcfg->pfc.pfccap = (u8)((buf[0] & I40E_IEEE_PFC_CAP_MASK) >>
178 I40E_IEEE_PFC_CAP_SHIFT);
179 dcbcfg->pfc.pfcenable = buf[1];
183 * i40e_parse_ieee_app_tlv
184 * @tlv: IEEE 802.1Qaz APP TLV
185 * @dcbcfg: Local store to update APP PRIO data
187 * Parses IEEE 802.1Qaz APP PRIO TLV
189 static void i40e_parse_ieee_app_tlv(struct i40e_lldp_org_tlv *tlv,
190 struct i40e_dcbx_config *dcbcfg)
198 typelength = ntohs(tlv->typelength);
199 length = (u16)((typelength & I40E_LLDP_TLV_LEN_MASK) >>
200 I40E_LLDP_TLV_LEN_SHIFT);
203 /* The App priority table starts 5 octets after TLV header */
204 length -= (sizeof(tlv->ouisubtype) + 1);
206 /* Move offset to App Priority Table */
209 /* Application Priority Table (3 octets)
210 * Octets:| 1 | 2 | 3 |
211 * -----------------------------------------
212 * |Priority|Rsrvd| Sel | Protocol ID |
213 * -----------------------------------------
214 * Bits:|23 21|20 19|18 16|15 0|
215 * -----------------------------------------
217 while (offset < length) {
218 dcbcfg->app[i].priority = (u8)((buf[offset] &
219 I40E_IEEE_APP_PRIO_MASK) >>
220 I40E_IEEE_APP_PRIO_SHIFT);
221 dcbcfg->app[i].selector = (u8)((buf[offset] &
222 I40E_IEEE_APP_SEL_MASK) >>
223 I40E_IEEE_APP_SEL_SHIFT);
224 dcbcfg->app[i].protocolid = (buf[offset + 1] << 0x8) |
226 /* Move to next app */
229 if (i >= I40E_DCBX_MAX_APPS)
237 * i40e_parse_ieee_etsrec_tlv
238 * @tlv: IEEE 802.1Qaz TLV
239 * @dcbcfg: Local store to update ETS REC data
241 * Get the TLV subtype and send it to parsing function
242 * based on the subtype value
244 static void i40e_parse_ieee_tlv(struct i40e_lldp_org_tlv *tlv,
245 struct i40e_dcbx_config *dcbcfg)
250 ouisubtype = ntohl(tlv->ouisubtype);
251 subtype = (u8)((ouisubtype & I40E_LLDP_TLV_SUBTYPE_MASK) >>
252 I40E_LLDP_TLV_SUBTYPE_SHIFT);
254 case I40E_IEEE_SUBTYPE_ETS_CFG:
255 i40e_parse_ieee_etscfg_tlv(tlv, dcbcfg);
257 case I40E_IEEE_SUBTYPE_ETS_REC:
258 i40e_parse_ieee_etsrec_tlv(tlv, dcbcfg);
260 case I40E_IEEE_SUBTYPE_PFC_CFG:
261 i40e_parse_ieee_pfccfg_tlv(tlv, dcbcfg);
263 case I40E_IEEE_SUBTYPE_APP_PRI:
264 i40e_parse_ieee_app_tlv(tlv, dcbcfg);
272 * i40e_parse_cee_pgcfg_tlv
273 * @tlv: CEE DCBX PG CFG TLV
274 * @dcbcfg: Local store to update ETS CFG data
276 * Parses CEE DCBX PG CFG TLV
278 static void i40e_parse_cee_pgcfg_tlv(struct i40e_cee_feat_tlv *tlv,
279 struct i40e_dcbx_config *dcbcfg)
281 struct i40e_dcb_ets_config *etscfg;
282 u8 *buf = tlv->tlvinfo;
287 etscfg = &dcbcfg->etscfg;
289 if (tlv->en_will_err & I40E_CEE_FEAT_TLV_WILLING_MASK)
293 /* Priority Group Table (4 octets)
294 * Octets:| 1 | 2 | 3 | 4 |
295 * -----------------------------------------
296 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
297 * -----------------------------------------
298 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
299 * -----------------------------------------
301 for (i = 0; i < 4; i++) {
302 priority = (u8)((buf[offset] & I40E_CEE_PGID_PRIO_1_MASK) >>
303 I40E_CEE_PGID_PRIO_1_SHIFT);
304 etscfg->prioritytable[i * 2] = priority;
305 priority = (u8)((buf[offset] & I40E_CEE_PGID_PRIO_0_MASK) >>
306 I40E_CEE_PGID_PRIO_0_SHIFT);
307 etscfg->prioritytable[i * 2 + 1] = priority;
311 /* PG Percentage Table (8 octets)
312 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
313 * ---------------------------------
314 * |pg0|pg1|pg2|pg3|pg4|pg5|pg6|pg7|
315 * ---------------------------------
317 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
318 etscfg->tcbwtable[i] = buf[offset++];
320 /* Number of TCs supported (1 octet) */
321 etscfg->maxtcs = buf[offset];
325 * i40e_parse_cee_pfccfg_tlv
326 * @tlv: CEE DCBX PFC CFG TLV
327 * @dcbcfg: Local store to update PFC CFG data
329 * Parses CEE DCBX PFC CFG TLV
331 static void i40e_parse_cee_pfccfg_tlv(struct i40e_cee_feat_tlv *tlv,
332 struct i40e_dcbx_config *dcbcfg)
334 u8 *buf = tlv->tlvinfo;
336 if (tlv->en_will_err & I40E_CEE_FEAT_TLV_WILLING_MASK)
337 dcbcfg->pfc.willing = 1;
339 /* ------------------------
340 * | PFC Enable | PFC TCs |
341 * ------------------------
342 * | 1 octet | 1 octet |
344 dcbcfg->pfc.pfcenable = buf[0];
345 dcbcfg->pfc.pfccap = buf[1];
349 * i40e_parse_cee_app_tlv
350 * @tlv: CEE DCBX APP TLV
351 * @dcbcfg: Local store to update APP PRIO data
353 * Parses CEE DCBX APP PRIO TLV
355 static void i40e_parse_cee_app_tlv(struct i40e_cee_feat_tlv *tlv,
356 struct i40e_dcbx_config *dcbcfg)
358 u16 length, typelength, offset = 0;
359 struct i40e_cee_app_prio *app;
362 typelength = ntohs(tlv->hdr.typelen);
363 length = (u16)((typelength & I40E_LLDP_TLV_LEN_MASK) >>
364 I40E_LLDP_TLV_LEN_SHIFT);
366 dcbcfg->numapps = length / sizeof(*app);
368 if (!dcbcfg->numapps)
370 if (dcbcfg->numapps > I40E_DCBX_MAX_APPS)
371 dcbcfg->numapps = I40E_DCBX_MAX_APPS;
373 for (i = 0; i < dcbcfg->numapps; i++) {
376 app = (struct i40e_cee_app_prio *)(tlv->tlvinfo + offset);
377 for (up = 0; up < I40E_MAX_USER_PRIORITY; up++) {
378 if (app->prio_map & BIT(up))
381 dcbcfg->app[i].priority = up;
383 /* Get Selector from lower 2 bits, and convert to IEEE */
384 selector = (app->upper_oui_sel & I40E_CEE_APP_SELECTOR_MASK);
386 case I40E_CEE_APP_SEL_ETHTYPE:
387 dcbcfg->app[i].selector = I40E_APP_SEL_ETHTYPE;
389 case I40E_CEE_APP_SEL_TCPIP:
390 dcbcfg->app[i].selector = I40E_APP_SEL_TCPIP;
393 /* Keep selector as it is for unknown types */
394 dcbcfg->app[i].selector = selector;
397 dcbcfg->app[i].protocolid = ntohs(app->protocol);
398 /* Move to next app */
399 offset += sizeof(*app);
406 * @dcbcfg: Local store to update DCBX config data
408 * Get the TLV subtype and send it to parsing function
409 * based on the subtype value
411 static void i40e_parse_cee_tlv(struct i40e_lldp_org_tlv *tlv,
412 struct i40e_dcbx_config *dcbcfg)
414 u16 len, tlvlen, sublen, typelength;
415 struct i40e_cee_feat_tlv *sub_tlv;
416 u8 subtype, feat_tlv_count = 0;
419 ouisubtype = ntohl(tlv->ouisubtype);
420 subtype = (u8)((ouisubtype & I40E_LLDP_TLV_SUBTYPE_MASK) >>
421 I40E_LLDP_TLV_SUBTYPE_SHIFT);
422 /* Return if not CEE DCBX */
423 if (subtype != I40E_CEE_DCBX_TYPE)
426 typelength = ntohs(tlv->typelength);
427 tlvlen = (u16)((typelength & I40E_LLDP_TLV_LEN_MASK) >>
428 I40E_LLDP_TLV_LEN_SHIFT);
429 len = sizeof(tlv->typelength) + sizeof(ouisubtype) +
430 sizeof(struct i40e_cee_ctrl_tlv);
431 /* Return if no CEE DCBX Feature TLVs */
435 sub_tlv = (struct i40e_cee_feat_tlv *)((char *)tlv + len);
436 while (feat_tlv_count < I40E_CEE_MAX_FEAT_TYPE) {
437 typelength = ntohs(sub_tlv->hdr.typelen);
438 sublen = (u16)((typelength &
439 I40E_LLDP_TLV_LEN_MASK) >>
440 I40E_LLDP_TLV_LEN_SHIFT);
441 subtype = (u8)((typelength & I40E_LLDP_TLV_TYPE_MASK) >>
442 I40E_LLDP_TLV_TYPE_SHIFT);
444 case I40E_CEE_SUBTYPE_PG_CFG:
445 i40e_parse_cee_pgcfg_tlv(sub_tlv, dcbcfg);
447 case I40E_CEE_SUBTYPE_PFC_CFG:
448 i40e_parse_cee_pfccfg_tlv(sub_tlv, dcbcfg);
450 case I40E_CEE_SUBTYPE_APP_PRI:
451 i40e_parse_cee_app_tlv(sub_tlv, dcbcfg);
454 return; /* Invalid Sub-type return */
457 /* Move to next sub TLV */
458 sub_tlv = (struct i40e_cee_feat_tlv *)((char *)sub_tlv +
459 sizeof(sub_tlv->hdr.typelen) +
466 * @tlv: Organization specific TLV
467 * @dcbcfg: Local store to update ETS REC data
469 * Currently only IEEE 802.1Qaz TLV is supported, all others
472 static void i40e_parse_org_tlv(struct i40e_lldp_org_tlv *tlv,
473 struct i40e_dcbx_config *dcbcfg)
478 ouisubtype = ntohl(tlv->ouisubtype);
479 oui = (u32)((ouisubtype & I40E_LLDP_TLV_OUI_MASK) >>
480 I40E_LLDP_TLV_OUI_SHIFT);
482 case I40E_IEEE_8021QAZ_OUI:
483 i40e_parse_ieee_tlv(tlv, dcbcfg);
485 case I40E_CEE_DCBX_OUI:
486 i40e_parse_cee_tlv(tlv, dcbcfg);
494 * i40e_lldp_to_dcb_config
495 * @lldpmib: LLDPDU to be parsed
496 * @dcbcfg: store for LLDPDU data
498 * Parse DCB configuration from the LLDPDU
500 i40e_status i40e_lldp_to_dcb_config(u8 *lldpmib,
501 struct i40e_dcbx_config *dcbcfg)
504 struct i40e_lldp_org_tlv *tlv;
510 if (!lldpmib || !dcbcfg)
511 return I40E_ERR_PARAM;
513 /* set to the start of LLDPDU */
515 tlv = (struct i40e_lldp_org_tlv *)lldpmib;
517 typelength = ntohs(tlv->typelength);
518 type = (u16)((typelength & I40E_LLDP_TLV_TYPE_MASK) >>
519 I40E_LLDP_TLV_TYPE_SHIFT);
520 length = (u16)((typelength & I40E_LLDP_TLV_LEN_MASK) >>
521 I40E_LLDP_TLV_LEN_SHIFT);
522 offset += sizeof(typelength) + length;
524 /* END TLV or beyond LLDPDU size */
525 if ((type == I40E_TLV_TYPE_END) || (offset > I40E_LLDPDU_SIZE))
529 case I40E_TLV_TYPE_ORG:
530 i40e_parse_org_tlv(tlv, dcbcfg);
536 /* Move to next TLV */
537 tlv = (struct i40e_lldp_org_tlv *)((char *)tlv +
538 sizeof(tlv->typelength) +
546 * i40e_aq_get_dcb_config
547 * @hw: pointer to the hw struct
548 * @mib_type: mib type for the query
549 * @bridgetype: bridge type for the query (remote)
550 * @dcbcfg: store for LLDPDU data
552 * Query DCB configuration from the Firmware
554 i40e_status i40e_aq_get_dcb_config(struct i40e_hw *hw, u8 mib_type,
556 struct i40e_dcbx_config *dcbcfg)
559 struct i40e_virt_mem mem;
562 /* Allocate the LLDPDU */
563 ret = i40e_allocate_virt_mem(hw, &mem, I40E_LLDPDU_SIZE);
567 lldpmib = (u8 *)mem.va;
568 ret = i40e_aq_get_lldp_mib(hw, bridgetype, mib_type,
569 (void *)lldpmib, I40E_LLDPDU_SIZE,
574 /* Parse LLDP MIB to get dcb configuration */
575 ret = i40e_lldp_to_dcb_config(lldpmib, dcbcfg);
578 i40e_free_virt_mem(hw, &mem);
583 * i40e_cee_to_dcb_v1_config
584 * @cee_cfg: pointer to CEE v1 response configuration struct
585 * @dcbcfg: DCB configuration struct
587 * Convert CEE v1 configuration from firmware to DCB configuration
589 static void i40e_cee_to_dcb_v1_config(
590 struct i40e_aqc_get_cee_dcb_cfg_v1_resp *cee_cfg,
591 struct i40e_dcbx_config *dcbcfg)
593 u16 status, tlv_status = le16_to_cpu(cee_cfg->tlv_status);
594 u16 app_prio = le16_to_cpu(cee_cfg->oper_app_prio);
597 /* CEE PG data to ETS config */
598 dcbcfg->etscfg.maxtcs = cee_cfg->oper_num_tc;
600 /* Note that the FW creates the oper_prio_tc nibbles reversed
601 * from those in the CEE Priority Group sub-TLV.
603 for (i = 0; i < 4; i++) {
604 tc = (u8)((cee_cfg->oper_prio_tc[i] &
605 I40E_CEE_PGID_PRIO_0_MASK) >>
606 I40E_CEE_PGID_PRIO_0_SHIFT);
607 dcbcfg->etscfg.prioritytable[i * 2] = tc;
608 tc = (u8)((cee_cfg->oper_prio_tc[i] &
609 I40E_CEE_PGID_PRIO_1_MASK) >>
610 I40E_CEE_PGID_PRIO_1_SHIFT);
611 dcbcfg->etscfg.prioritytable[i*2 + 1] = tc;
614 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
615 dcbcfg->etscfg.tcbwtable[i] = cee_cfg->oper_tc_bw[i];
617 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
618 if (dcbcfg->etscfg.prioritytable[i] == I40E_CEE_PGID_STRICT) {
619 /* Map it to next empty TC */
620 dcbcfg->etscfg.prioritytable[i] =
621 cee_cfg->oper_num_tc - 1;
622 dcbcfg->etscfg.tsatable[i] = I40E_IEEE_TSA_STRICT;
624 dcbcfg->etscfg.tsatable[i] = I40E_IEEE_TSA_ETS;
628 /* CEE PFC data to ETS config */
629 dcbcfg->pfc.pfcenable = cee_cfg->oper_pfc_en;
630 dcbcfg->pfc.pfccap = I40E_MAX_TRAFFIC_CLASS;
632 status = (tlv_status & I40E_AQC_CEE_APP_STATUS_MASK) >>
633 I40E_AQC_CEE_APP_STATUS_SHIFT;
634 err = (status & I40E_TLV_STATUS_ERR) ? 1 : 0;
635 /* Add APPs if Error is False */
637 /* CEE operating configuration supports FCoE/iSCSI/FIP only */
638 dcbcfg->numapps = I40E_CEE_OPER_MAX_APPS;
641 dcbcfg->app[0].priority =
642 (app_prio & I40E_AQC_CEE_APP_FCOE_MASK) >>
643 I40E_AQC_CEE_APP_FCOE_SHIFT;
644 dcbcfg->app[0].selector = I40E_APP_SEL_ETHTYPE;
645 dcbcfg->app[0].protocolid = I40E_APP_PROTOID_FCOE;
648 dcbcfg->app[1].priority =
649 (app_prio & I40E_AQC_CEE_APP_ISCSI_MASK) >>
650 I40E_AQC_CEE_APP_ISCSI_SHIFT;
651 dcbcfg->app[1].selector = I40E_APP_SEL_TCPIP;
652 dcbcfg->app[1].protocolid = I40E_APP_PROTOID_ISCSI;
655 dcbcfg->app[2].priority =
656 (app_prio & I40E_AQC_CEE_APP_FIP_MASK) >>
657 I40E_AQC_CEE_APP_FIP_SHIFT;
658 dcbcfg->app[2].selector = I40E_APP_SEL_ETHTYPE;
659 dcbcfg->app[2].protocolid = I40E_APP_PROTOID_FIP;
664 * i40e_cee_to_dcb_config
665 * @cee_cfg: pointer to CEE configuration struct
666 * @dcbcfg: DCB configuration struct
668 * Convert CEE configuration from firmware to DCB configuration
670 static void i40e_cee_to_dcb_config(
671 struct i40e_aqc_get_cee_dcb_cfg_resp *cee_cfg,
672 struct i40e_dcbx_config *dcbcfg)
674 u32 status, tlv_status = le32_to_cpu(cee_cfg->tlv_status);
675 u16 app_prio = le16_to_cpu(cee_cfg->oper_app_prio);
676 u8 i, tc, err, sync, oper;
678 /* CEE PG data to ETS config */
679 dcbcfg->etscfg.maxtcs = cee_cfg->oper_num_tc;
681 /* Note that the FW creates the oper_prio_tc nibbles reversed
682 * from those in the CEE Priority Group sub-TLV.
684 for (i = 0; i < 4; i++) {
685 tc = (u8)((cee_cfg->oper_prio_tc[i] &
686 I40E_CEE_PGID_PRIO_0_MASK) >>
687 I40E_CEE_PGID_PRIO_0_SHIFT);
688 dcbcfg->etscfg.prioritytable[i * 2] = tc;
689 tc = (u8)((cee_cfg->oper_prio_tc[i] &
690 I40E_CEE_PGID_PRIO_1_MASK) >>
691 I40E_CEE_PGID_PRIO_1_SHIFT);
692 dcbcfg->etscfg.prioritytable[i * 2 + 1] = tc;
695 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
696 dcbcfg->etscfg.tcbwtable[i] = cee_cfg->oper_tc_bw[i];
698 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
699 if (dcbcfg->etscfg.prioritytable[i] == I40E_CEE_PGID_STRICT) {
700 /* Map it to next empty TC */
701 dcbcfg->etscfg.prioritytable[i] =
702 cee_cfg->oper_num_tc - 1;
703 dcbcfg->etscfg.tsatable[i] = I40E_IEEE_TSA_STRICT;
705 dcbcfg->etscfg.tsatable[i] = I40E_IEEE_TSA_ETS;
709 /* CEE PFC data to ETS config */
710 dcbcfg->pfc.pfcenable = cee_cfg->oper_pfc_en;
711 dcbcfg->pfc.pfccap = I40E_MAX_TRAFFIC_CLASS;
714 status = (tlv_status & I40E_AQC_CEE_FCOE_STATUS_MASK) >>
715 I40E_AQC_CEE_FCOE_STATUS_SHIFT;
716 err = (status & I40E_TLV_STATUS_ERR) ? 1 : 0;
717 sync = (status & I40E_TLV_STATUS_SYNC) ? 1 : 0;
718 oper = (status & I40E_TLV_STATUS_OPER) ? 1 : 0;
719 /* Add FCoE APP if Error is False and Oper/Sync is True */
720 if (!err && sync && oper) {
722 dcbcfg->app[i].priority =
723 (app_prio & I40E_AQC_CEE_APP_FCOE_MASK) >>
724 I40E_AQC_CEE_APP_FCOE_SHIFT;
725 dcbcfg->app[i].selector = I40E_APP_SEL_ETHTYPE;
726 dcbcfg->app[i].protocolid = I40E_APP_PROTOID_FCOE;
730 status = (tlv_status & I40E_AQC_CEE_ISCSI_STATUS_MASK) >>
731 I40E_AQC_CEE_ISCSI_STATUS_SHIFT;
732 err = (status & I40E_TLV_STATUS_ERR) ? 1 : 0;
733 sync = (status & I40E_TLV_STATUS_SYNC) ? 1 : 0;
734 oper = (status & I40E_TLV_STATUS_OPER) ? 1 : 0;
735 /* Add iSCSI APP if Error is False and Oper/Sync is True */
736 if (!err && sync && oper) {
738 dcbcfg->app[i].priority =
739 (app_prio & I40E_AQC_CEE_APP_ISCSI_MASK) >>
740 I40E_AQC_CEE_APP_ISCSI_SHIFT;
741 dcbcfg->app[i].selector = I40E_APP_SEL_TCPIP;
742 dcbcfg->app[i].protocolid = I40E_APP_PROTOID_ISCSI;
746 status = (tlv_status & I40E_AQC_CEE_FIP_STATUS_MASK) >>
747 I40E_AQC_CEE_FIP_STATUS_SHIFT;
748 err = (status & I40E_TLV_STATUS_ERR) ? 1 : 0;
749 sync = (status & I40E_TLV_STATUS_SYNC) ? 1 : 0;
750 oper = (status & I40E_TLV_STATUS_OPER) ? 1 : 0;
751 /* Add FIP APP if Error is False and Oper/Sync is True */
752 if (!err && sync && oper) {
754 dcbcfg->app[i].priority =
755 (app_prio & I40E_AQC_CEE_APP_FIP_MASK) >>
756 I40E_AQC_CEE_APP_FIP_SHIFT;
757 dcbcfg->app[i].selector = I40E_APP_SEL_ETHTYPE;
758 dcbcfg->app[i].protocolid = I40E_APP_PROTOID_FIP;
765 * i40e_get_ieee_dcb_config
766 * @hw: pointer to the hw struct
768 * Get IEEE mode DCB configuration from the Firmware
770 static i40e_status i40e_get_ieee_dcb_config(struct i40e_hw *hw)
775 hw->local_dcbx_config.dcbx_mode = I40E_DCBX_MODE_IEEE;
776 /* Get Local DCB Config */
777 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_LOCAL, 0,
778 &hw->local_dcbx_config);
782 /* Get Remote DCB Config */
783 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_REMOTE,
784 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE,
785 &hw->remote_dcbx_config);
786 /* Don't treat ENOENT as an error for Remote MIBs */
787 if (hw->aq.asq_last_status == I40E_AQ_RC_ENOENT)
795 * i40e_get_dcb_config
796 * @hw: pointer to the hw struct
798 * Get DCB configuration from the Firmware
800 i40e_status i40e_get_dcb_config(struct i40e_hw *hw)
803 struct i40e_aqc_get_cee_dcb_cfg_resp cee_cfg;
804 struct i40e_aqc_get_cee_dcb_cfg_v1_resp cee_v1_cfg;
806 /* If Firmware version < v4.33 on X710/XL710, IEEE only */
807 if ((hw->mac.type == I40E_MAC_XL710) &&
808 (((hw->aq.fw_maj_ver == 4) && (hw->aq.fw_min_ver < 33)) ||
809 (hw->aq.fw_maj_ver < 4)))
810 return i40e_get_ieee_dcb_config(hw);
812 /* If Firmware version == v4.33 on X710/XL710, use old CEE struct */
813 if ((hw->mac.type == I40E_MAC_XL710) &&
814 ((hw->aq.fw_maj_ver == 4) && (hw->aq.fw_min_ver == 33))) {
815 ret = i40e_aq_get_cee_dcb_config(hw, &cee_v1_cfg,
816 sizeof(cee_v1_cfg), NULL);
819 hw->local_dcbx_config.dcbx_mode = I40E_DCBX_MODE_CEE;
820 hw->local_dcbx_config.tlv_status =
821 le16_to_cpu(cee_v1_cfg.tlv_status);
822 i40e_cee_to_dcb_v1_config(&cee_v1_cfg,
823 &hw->local_dcbx_config);
826 ret = i40e_aq_get_cee_dcb_config(hw, &cee_cfg,
827 sizeof(cee_cfg), NULL);
830 hw->local_dcbx_config.dcbx_mode = I40E_DCBX_MODE_CEE;
831 hw->local_dcbx_config.tlv_status =
832 le32_to_cpu(cee_cfg.tlv_status);
833 i40e_cee_to_dcb_config(&cee_cfg,
834 &hw->local_dcbx_config);
838 /* CEE mode not enabled try querying IEEE data */
839 if (hw->aq.asq_last_status == I40E_AQ_RC_ENOENT)
840 return i40e_get_ieee_dcb_config(hw);
845 /* Get CEE DCB Desired Config */
846 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_LOCAL, 0,
847 &hw->desired_dcbx_config);
851 /* Get Remote DCB Config */
852 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_REMOTE,
853 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE,
854 &hw->remote_dcbx_config);
855 /* Don't treat ENOENT as an error for Remote MIBs */
856 if (hw->aq.asq_last_status == I40E_AQ_RC_ENOENT)
865 * @hw: pointer to the hw struct
867 * Update DCB configuration from the Firmware
869 i40e_status i40e_init_dcb(struct i40e_hw *hw)
872 struct i40e_lldp_variables lldp_cfg;
875 if (!hw->func_caps.dcb)
878 /* Read LLDP NVM area */
879 ret = i40e_read_lldp_cfg(hw, &lldp_cfg);
883 /* Get the LLDP AdminStatus for the current port */
884 adminstatus = lldp_cfg.adminstatus >> (hw->port * 4);
887 /* LLDP agent disabled */
889 hw->dcbx_status = I40E_DCBX_STATUS_DISABLED;
893 /* Get DCBX status */
894 ret = i40e_get_dcbx_status(hw, &hw->dcbx_status);
898 /* Check the DCBX Status */
899 switch (hw->dcbx_status) {
900 case I40E_DCBX_STATUS_DONE:
901 case I40E_DCBX_STATUS_IN_PROGRESS:
902 /* Get current DCBX configuration */
903 ret = i40e_get_dcb_config(hw);
907 case I40E_DCBX_STATUS_DISABLED:
909 case I40E_DCBX_STATUS_NOT_STARTED:
910 case I40E_DCBX_STATUS_MULTIPLE_PEERS:
915 /* Configure the LLDP MIB change event */
916 ret = i40e_aq_cfg_lldp_mib_change_event(hw, true, NULL);
924 * _i40e_read_lldp_cfg - generic read of LLDP Configuration data from NVM
925 * @hw: pointer to the HW structure
926 * @lldp_cfg: pointer to hold lldp configuration variables
927 * @module: address of the module pointer
928 * @word_offset: offset of LLDP configuration
930 * Reads the LLDP configuration data from NVM using passed addresses
932 static i40e_status _i40e_read_lldp_cfg(struct i40e_hw *hw,
933 struct i40e_lldp_variables *lldp_cfg,
934 u8 module, u32 word_offset)
936 u32 address, offset = (2 * word_offset);
941 ret = i40e_acquire_nvm(hw, I40E_RESOURCE_READ);
945 ret = i40e_aq_read_nvm(hw, 0x0, module * 2, sizeof(raw_mem), &raw_mem,
947 i40e_release_nvm(hw);
951 mem = le16_to_cpu(raw_mem);
952 /* Check if this pointer needs to be read in word size or 4K sector
955 if (mem & I40E_PTR_TYPE)
956 address = (0x7FFF & mem) * 4096;
958 address = (0x7FFF & mem) * 2;
960 ret = i40e_acquire_nvm(hw, I40E_RESOURCE_READ);
964 ret = i40e_aq_read_nvm(hw, module, offset, sizeof(raw_mem), &raw_mem,
966 i40e_release_nvm(hw);
970 mem = le16_to_cpu(raw_mem);
971 offset = mem + word_offset;
974 ret = i40e_acquire_nvm(hw, I40E_RESOURCE_READ);
978 ret = i40e_aq_read_nvm(hw, 0, address + offset,
979 sizeof(struct i40e_lldp_variables), lldp_cfg,
981 i40e_release_nvm(hw);
988 * i40e_read_lldp_cfg - read LLDP Configuration data from NVM
989 * @hw: pointer to the HW structure
990 * @lldp_cfg: pointer to hold lldp configuration variables
992 * Reads the LLDP configuration data from NVM
994 i40e_status i40e_read_lldp_cfg(struct i40e_hw *hw,
995 struct i40e_lldp_variables *lldp_cfg)
1001 return I40E_ERR_PARAM;
1003 ret = i40e_acquire_nvm(hw, I40E_RESOURCE_READ);
1007 ret = i40e_aq_read_nvm(hw, I40E_SR_NVM_CONTROL_WORD, 0, sizeof(mem),
1009 i40e_release_nvm(hw);
1013 /* Read a bit that holds information whether we are running flat or
1014 * structured NVM image. Flat image has LLDP configuration in shadow
1015 * ram, so there is a need to pass different addresses for both cases.
1017 if (mem & I40E_SR_NVM_MAP_STRUCTURE_TYPE) {
1019 ret = _i40e_read_lldp_cfg(hw, lldp_cfg, I40E_SR_EMP_MODULE_PTR,
1020 I40E_SR_LLDP_CFG_PTR);
1022 /* Good old structured NVM image */
1023 ret = _i40e_read_lldp_cfg(hw, lldp_cfg, I40E_EMP_MODULE_PTR,
1024 I40E_NVM_LLDP_CFG_PTR);