2 * omap_hwmod_2xxx_ipblock_data.c - common IP block data for OMAP2xxx
4 * Copyright (C) 2011 Nokia Corporation
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
12 #include <linux/platform_data/gpio-omap.h>
13 #include <linux/omap-dma.h>
14 #include <plat/dmtimer.h>
15 #include <linux/platform_data/spi-omap2-mcspi.h>
17 #include "omap_hwmod.h"
18 #include "omap_hwmod_common_data.h"
19 #include "cm-regbits-24xx.h"
20 #include "prm-regbits-24xx.h"
28 static struct omap_hwmod_class_sysconfig omap2_dispc_sysc = {
32 .sysc_flags = (SYSC_HAS_SIDLEMODE | SYSC_HAS_MIDLEMODE |
33 SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),
34 .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART |
35 MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART),
36 .sysc_fields = &omap_hwmod_sysc_type1,
39 struct omap_hwmod_class omap2_dispc_hwmod_class = {
41 .sysc = &omap2_dispc_sysc,
44 /* OMAP2xxx Timer Common */
45 static struct omap_hwmod_class_sysconfig omap2xxx_timer_sysc = {
49 .sysc_flags = (SYSC_HAS_SIDLEMODE | SYSC_HAS_CLOCKACTIVITY |
50 SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
51 SYSC_HAS_AUTOIDLE | SYSS_HAS_RESET_STATUS),
52 .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
53 .sysc_fields = &omap_hwmod_sysc_type1,
56 struct omap_hwmod_class omap2xxx_timer_hwmod_class = {
58 .sysc = &omap2xxx_timer_sysc,
63 * 32-bit watchdog upward counter that generates a pulse on the reset pin on
67 static struct omap_hwmod_class_sysconfig omap2xxx_wd_timer_sysc = {
71 .sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_SOFTRESET |
72 SYSC_HAS_AUTOIDLE | SYSS_HAS_RESET_STATUS),
73 .sysc_fields = &omap_hwmod_sysc_type1,
76 struct omap_hwmod_class omap2xxx_wd_timer_hwmod_class = {
78 .sysc = &omap2xxx_wd_timer_sysc,
79 .pre_shutdown = &omap2_wd_timer_disable,
80 .reset = &omap2_wd_timer_reset,
85 * general purpose io module
87 static struct omap_hwmod_class_sysconfig omap2xxx_gpio_sysc = {
91 .sysc_flags = (SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE |
92 SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE |
93 SYSS_HAS_RESET_STATUS),
94 .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
95 .sysc_fields = &omap_hwmod_sysc_type1,
98 struct omap_hwmod_class omap2xxx_gpio_hwmod_class = {
100 .sysc = &omap2xxx_gpio_sysc,
105 static struct omap_hwmod_class_sysconfig omap2xxx_dma_sysc = {
109 .sysc_flags = (SYSC_HAS_SOFTRESET | SYSC_HAS_MIDLEMODE |
110 SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_EMUFREE |
111 SYSC_HAS_AUTOIDLE | SYSS_HAS_RESET_STATUS),
112 .idlemodes = (MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART),
113 .sysc_fields = &omap_hwmod_sysc_type1,
116 struct omap_hwmod_class omap2xxx_dma_hwmod_class = {
118 .sysc = &omap2xxx_dma_sysc,
123 * mailbox module allowing communication between the on-chip processors
124 * using a queued mailbox-interrupt mechanism.
127 static struct omap_hwmod_class_sysconfig omap2xxx_mailbox_sysc = {
131 .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_SIDLEMODE |
132 SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),
133 .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
134 .sysc_fields = &omap_hwmod_sysc_type1,
137 struct omap_hwmod_class omap2xxx_mailbox_hwmod_class = {
139 .sysc = &omap2xxx_mailbox_sysc,
144 * multichannel serial port interface (mcspi) / master/slave synchronous serial
148 static struct omap_hwmod_class_sysconfig omap2xxx_mcspi_sysc = {
152 .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_SIDLEMODE |
153 SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
154 SYSC_HAS_AUTOIDLE | SYSS_HAS_RESET_STATUS),
155 .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
156 .sysc_fields = &omap_hwmod_sysc_type1,
159 struct omap_hwmod_class omap2xxx_mcspi_class = {
161 .sysc = &omap2xxx_mcspi_sysc,
162 .rev = OMAP2_MCSPI_REV,
167 * general purpose memory controller
170 static struct omap_hwmod_class_sysconfig omap2xxx_gpmc_sysc = {
174 .sysc_flags = (SYSC_HAS_AUTOIDLE | SYSC_HAS_SIDLEMODE |
175 SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS),
176 .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
177 .sysc_fields = &omap_hwmod_sysc_type1,
180 static struct omap_hwmod_class omap2xxx_gpmc_hwmod_class = {
182 .sysc = &omap2xxx_gpmc_sysc,
190 struct omap_hwmod omap2xxx_l3_main_hwmod = {
192 .class = &l3_hwmod_class,
193 .flags = HWMOD_NO_IDLEST,
197 struct omap_hwmod omap2xxx_l4_core_hwmod = {
199 .class = &l4_hwmod_class,
200 .flags = HWMOD_NO_IDLEST,
204 struct omap_hwmod omap2xxx_l4_wkup_hwmod = {
206 .class = &l4_hwmod_class,
207 .flags = HWMOD_NO_IDLEST,
211 struct omap_hwmod omap2xxx_mpu_hwmod = {
213 .class = &mpu_hwmod_class,
214 .main_clk = "mpu_ck",
218 struct omap_hwmod omap2xxx_iva_hwmod = {
220 .class = &iva_hwmod_class,
223 /* always-on timers dev attribute */
224 static struct omap_timer_capability_dev_attr capability_alwon_dev_attr = {
225 .timer_capability = OMAP_TIMER_ALWON,
228 /* pwm timers dev attribute */
229 static struct omap_timer_capability_dev_attr capability_pwm_dev_attr = {
230 .timer_capability = OMAP_TIMER_HAS_PWM,
233 /* timers with DSP interrupt dev attribute */
234 static struct omap_timer_capability_dev_attr capability_dsp_dev_attr = {
235 .timer_capability = OMAP_TIMER_HAS_DSP_IRQ,
240 struct omap_hwmod omap2xxx_timer1_hwmod = {
242 .main_clk = "gpt1_fck",
246 .module_bit = OMAP24XX_EN_GPT1_SHIFT,
247 .module_offs = WKUP_MOD,
249 .idlest_idle_bit = OMAP24XX_ST_GPT1_SHIFT,
252 .dev_attr = &capability_alwon_dev_attr,
253 .class = &omap2xxx_timer_hwmod_class,
254 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
259 struct omap_hwmod omap2xxx_timer2_hwmod = {
261 .main_clk = "gpt2_fck",
265 .module_bit = OMAP24XX_EN_GPT2_SHIFT,
266 .module_offs = CORE_MOD,
268 .idlest_idle_bit = OMAP24XX_ST_GPT2_SHIFT,
271 .class = &omap2xxx_timer_hwmod_class,
272 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
277 struct omap_hwmod omap2xxx_timer3_hwmod = {
279 .main_clk = "gpt3_fck",
283 .module_bit = OMAP24XX_EN_GPT3_SHIFT,
284 .module_offs = CORE_MOD,
286 .idlest_idle_bit = OMAP24XX_ST_GPT3_SHIFT,
289 .class = &omap2xxx_timer_hwmod_class,
290 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
295 struct omap_hwmod omap2xxx_timer4_hwmod = {
297 .main_clk = "gpt4_fck",
301 .module_bit = OMAP24XX_EN_GPT4_SHIFT,
302 .module_offs = CORE_MOD,
304 .idlest_idle_bit = OMAP24XX_ST_GPT4_SHIFT,
307 .class = &omap2xxx_timer_hwmod_class,
308 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
313 struct omap_hwmod omap2xxx_timer5_hwmod = {
315 .main_clk = "gpt5_fck",
319 .module_bit = OMAP24XX_EN_GPT5_SHIFT,
320 .module_offs = CORE_MOD,
322 .idlest_idle_bit = OMAP24XX_ST_GPT5_SHIFT,
325 .dev_attr = &capability_dsp_dev_attr,
326 .class = &omap2xxx_timer_hwmod_class,
327 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
332 struct omap_hwmod omap2xxx_timer6_hwmod = {
334 .main_clk = "gpt6_fck",
338 .module_bit = OMAP24XX_EN_GPT6_SHIFT,
339 .module_offs = CORE_MOD,
341 .idlest_idle_bit = OMAP24XX_ST_GPT6_SHIFT,
344 .dev_attr = &capability_dsp_dev_attr,
345 .class = &omap2xxx_timer_hwmod_class,
346 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
351 struct omap_hwmod omap2xxx_timer7_hwmod = {
353 .main_clk = "gpt7_fck",
357 .module_bit = OMAP24XX_EN_GPT7_SHIFT,
358 .module_offs = CORE_MOD,
360 .idlest_idle_bit = OMAP24XX_ST_GPT7_SHIFT,
363 .dev_attr = &capability_dsp_dev_attr,
364 .class = &omap2xxx_timer_hwmod_class,
365 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
370 struct omap_hwmod omap2xxx_timer8_hwmod = {
372 .main_clk = "gpt8_fck",
376 .module_bit = OMAP24XX_EN_GPT8_SHIFT,
377 .module_offs = CORE_MOD,
379 .idlest_idle_bit = OMAP24XX_ST_GPT8_SHIFT,
382 .dev_attr = &capability_dsp_dev_attr,
383 .class = &omap2xxx_timer_hwmod_class,
384 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
389 struct omap_hwmod omap2xxx_timer9_hwmod = {
391 .main_clk = "gpt9_fck",
395 .module_bit = OMAP24XX_EN_GPT9_SHIFT,
396 .module_offs = CORE_MOD,
398 .idlest_idle_bit = OMAP24XX_ST_GPT9_SHIFT,
401 .dev_attr = &capability_pwm_dev_attr,
402 .class = &omap2xxx_timer_hwmod_class,
403 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
408 struct omap_hwmod omap2xxx_timer10_hwmod = {
410 .main_clk = "gpt10_fck",
414 .module_bit = OMAP24XX_EN_GPT10_SHIFT,
415 .module_offs = CORE_MOD,
417 .idlest_idle_bit = OMAP24XX_ST_GPT10_SHIFT,
420 .dev_attr = &capability_pwm_dev_attr,
421 .class = &omap2xxx_timer_hwmod_class,
422 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
427 struct omap_hwmod omap2xxx_timer11_hwmod = {
429 .main_clk = "gpt11_fck",
433 .module_bit = OMAP24XX_EN_GPT11_SHIFT,
434 .module_offs = CORE_MOD,
436 .idlest_idle_bit = OMAP24XX_ST_GPT11_SHIFT,
439 .dev_attr = &capability_pwm_dev_attr,
440 .class = &omap2xxx_timer_hwmod_class,
441 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
446 struct omap_hwmod omap2xxx_timer12_hwmod = {
448 .main_clk = "gpt12_fck",
452 .module_bit = OMAP24XX_EN_GPT12_SHIFT,
453 .module_offs = CORE_MOD,
455 .idlest_idle_bit = OMAP24XX_ST_GPT12_SHIFT,
458 .dev_attr = &capability_pwm_dev_attr,
459 .class = &omap2xxx_timer_hwmod_class,
460 .flags = HWMOD_SET_DEFAULT_CLOCKACT,
464 struct omap_hwmod omap2xxx_wd_timer2_hwmod = {
466 .class = &omap2xxx_wd_timer_hwmod_class,
467 .main_clk = "mpu_wdt_fck",
471 .module_bit = OMAP24XX_EN_MPU_WDT_SHIFT,
472 .module_offs = WKUP_MOD,
474 .idlest_idle_bit = OMAP24XX_ST_MPU_WDT_SHIFT,
481 struct omap_hwmod omap2xxx_uart1_hwmod = {
483 .main_clk = "uart1_fck",
484 .flags = DEBUG_OMAP2UART1_FLAGS | HWMOD_SWSUP_SIDLE_ACT,
487 .module_offs = CORE_MOD,
489 .module_bit = OMAP24XX_EN_UART1_SHIFT,
491 .idlest_idle_bit = OMAP24XX_EN_UART1_SHIFT,
494 .class = &omap2_uart_class,
499 struct omap_hwmod omap2xxx_uart2_hwmod = {
501 .main_clk = "uart2_fck",
502 .flags = DEBUG_OMAP2UART2_FLAGS | HWMOD_SWSUP_SIDLE_ACT,
505 .module_offs = CORE_MOD,
507 .module_bit = OMAP24XX_EN_UART2_SHIFT,
509 .idlest_idle_bit = OMAP24XX_EN_UART2_SHIFT,
512 .class = &omap2_uart_class,
517 struct omap_hwmod omap2xxx_uart3_hwmod = {
519 .main_clk = "uart3_fck",
520 .flags = DEBUG_OMAP2UART3_FLAGS | HWMOD_SWSUP_SIDLE_ACT,
523 .module_offs = CORE_MOD,
525 .module_bit = OMAP24XX_EN_UART3_SHIFT,
527 .idlest_idle_bit = OMAP24XX_EN_UART3_SHIFT,
530 .class = &omap2_uart_class,
535 static struct omap_hwmod_opt_clk dss_opt_clks[] = {
537 * The DSS HW needs all DSS clocks enabled during reset. The dss_core
538 * driver does not use these clocks.
540 { .role = "tv_clk", .clk = "dss_54m_fck" },
541 { .role = "sys_clk", .clk = "dss2_fck" },
544 struct omap_hwmod omap2xxx_dss_core_hwmod = {
546 .class = &omap2_dss_hwmod_class,
547 .main_clk = "dss1_fck", /* instead of dss_fck */
551 .module_bit = OMAP24XX_EN_DSS1_SHIFT,
552 .module_offs = CORE_MOD,
554 .idlest_stdby_bit = OMAP24XX_ST_DSS_SHIFT,
557 .opt_clks = dss_opt_clks,
558 .opt_clks_cnt = ARRAY_SIZE(dss_opt_clks),
559 .flags = HWMOD_NO_IDLEST | HWMOD_CONTROL_OPT_CLKS_IN_RESET,
562 struct omap_hwmod omap2xxx_dss_dispc_hwmod = {
564 .class = &omap2_dispc_hwmod_class,
565 .main_clk = "dss1_fck",
569 .module_bit = OMAP24XX_EN_DSS1_SHIFT,
570 .module_offs = CORE_MOD,
572 .idlest_stdby_bit = OMAP24XX_ST_DSS_SHIFT,
575 .flags = HWMOD_NO_IDLEST,
576 .dev_attr = &omap2_3_dss_dispc_dev_attr,
579 static struct omap_hwmod_opt_clk dss_rfbi_opt_clks[] = {
580 { .role = "ick", .clk = "dss_ick" },
583 struct omap_hwmod omap2xxx_dss_rfbi_hwmod = {
585 .class = &omap2_rfbi_hwmod_class,
586 .main_clk = "dss1_fck",
590 .module_bit = OMAP24XX_EN_DSS1_SHIFT,
591 .module_offs = CORE_MOD,
594 .opt_clks = dss_rfbi_opt_clks,
595 .opt_clks_cnt = ARRAY_SIZE(dss_rfbi_opt_clks),
596 .flags = HWMOD_NO_IDLEST,
599 struct omap_hwmod omap2xxx_dss_venc_hwmod = {
601 .class = &omap2_venc_hwmod_class,
602 .main_clk = "dss_54m_fck",
606 .module_bit = OMAP24XX_EN_DSS1_SHIFT,
607 .module_offs = CORE_MOD,
610 .flags = HWMOD_NO_IDLEST,
614 struct omap_gpio_dev_attr omap2xxx_gpio_dev_attr = {
620 struct omap_hwmod omap2xxx_gpio1_hwmod = {
622 .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET,
623 .main_clk = "gpios_fck",
627 .module_bit = OMAP24XX_EN_GPIOS_SHIFT,
628 .module_offs = WKUP_MOD,
630 .idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
633 .class = &omap2xxx_gpio_hwmod_class,
634 .dev_attr = &omap2xxx_gpio_dev_attr,
638 struct omap_hwmod omap2xxx_gpio2_hwmod = {
640 .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET,
641 .main_clk = "gpios_fck",
645 .module_bit = OMAP24XX_EN_GPIOS_SHIFT,
646 .module_offs = WKUP_MOD,
648 .idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
651 .class = &omap2xxx_gpio_hwmod_class,
652 .dev_attr = &omap2xxx_gpio_dev_attr,
656 struct omap_hwmod omap2xxx_gpio3_hwmod = {
658 .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET,
659 .main_clk = "gpios_fck",
663 .module_bit = OMAP24XX_EN_GPIOS_SHIFT,
664 .module_offs = WKUP_MOD,
666 .idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
669 .class = &omap2xxx_gpio_hwmod_class,
670 .dev_attr = &omap2xxx_gpio_dev_attr,
674 struct omap_hwmod omap2xxx_gpio4_hwmod = {
676 .flags = HWMOD_CONTROL_OPT_CLKS_IN_RESET,
677 .main_clk = "gpios_fck",
681 .module_bit = OMAP24XX_EN_GPIOS_SHIFT,
682 .module_offs = WKUP_MOD,
684 .idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
687 .class = &omap2xxx_gpio_hwmod_class,
688 .dev_attr = &omap2xxx_gpio_dev_attr,
692 static struct omap2_mcspi_dev_attr omap_mcspi1_dev_attr = {
696 struct omap_hwmod omap2xxx_mcspi1_hwmod = {
698 .main_clk = "mcspi1_fck",
701 .module_offs = CORE_MOD,
703 .module_bit = OMAP24XX_EN_MCSPI1_SHIFT,
705 .idlest_idle_bit = OMAP24XX_ST_MCSPI1_SHIFT,
708 .class = &omap2xxx_mcspi_class,
709 .dev_attr = &omap_mcspi1_dev_attr,
713 static struct omap2_mcspi_dev_attr omap_mcspi2_dev_attr = {
717 struct omap_hwmod omap2xxx_mcspi2_hwmod = {
719 .main_clk = "mcspi2_fck",
722 .module_offs = CORE_MOD,
724 .module_bit = OMAP24XX_EN_MCSPI2_SHIFT,
726 .idlest_idle_bit = OMAP24XX_ST_MCSPI2_SHIFT,
729 .class = &omap2xxx_mcspi_class,
730 .dev_attr = &omap_mcspi2_dev_attr,
733 static struct omap_hwmod_class omap2xxx_counter_hwmod_class = {
737 struct omap_hwmod omap2xxx_counter_32k_hwmod = {
738 .name = "counter_32k",
739 .main_clk = "func_32k_ck",
742 .module_offs = WKUP_MOD,
744 .module_bit = OMAP24XX_ST_32KSYNC_SHIFT,
746 .idlest_idle_bit = OMAP24XX_ST_32KSYNC_SHIFT,
749 .class = &omap2xxx_counter_hwmod_class,
753 struct omap_hwmod omap2xxx_gpmc_hwmod = {
755 .class = &omap2xxx_gpmc_hwmod_class,
756 .main_clk = "gpmc_fck",
757 /* Skip reset for CONFIG_OMAP_GPMC_DEBUG for bootloader timings */
758 .flags = HWMOD_NO_IDLEST | DEBUG_OMAP_GPMC_HWMOD_FLAGS,
762 .module_bit = OMAP24XX_EN_GPMC_MASK,
763 .module_offs = CORE_MOD,
770 static struct omap_hwmod_class_sysconfig omap2_rng_sysc = {
774 .sysc_flags = (SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE |
775 SYSS_HAS_RESET_STATUS),
776 .sysc_fields = &omap_hwmod_sysc_type1,
779 static struct omap_hwmod_class omap2_rng_hwmod_class = {
781 .sysc = &omap2_rng_sysc,
784 struct omap_hwmod omap2xxx_rng_hwmod = {
789 .module_offs = CORE_MOD,
791 .module_bit = OMAP24XX_EN_RNG_SHIFT,
793 .idlest_idle_bit = OMAP24XX_ST_RNG_SHIFT,
797 * XXX The first read from the SYSSTATUS register of the RNG
798 * after the SYSCONFIG SOFTRESET bit is set triggers an
799 * imprecise external abort. It's unclear why this happens.
800 * Until this is analyzed, skip the IP block reset.
802 .flags = HWMOD_INIT_NO_RESET,
803 .class = &omap2_rng_hwmod_class,
808 static struct omap_hwmod_class_sysconfig omap2_sham_sysc = {
812 .sysc_flags = (SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE |
813 SYSS_HAS_RESET_STATUS),
814 .sysc_fields = &omap_hwmod_sysc_type1,
817 static struct omap_hwmod_class omap2xxx_sham_class = {
819 .sysc = &omap2_sham_sysc,
822 struct omap_hwmod omap2xxx_sham_hwmod = {
827 .module_offs = CORE_MOD,
829 .module_bit = OMAP24XX_EN_SHA_SHIFT,
831 .idlest_idle_bit = OMAP24XX_ST_SHA_SHIFT,
834 .class = &omap2xxx_sham_class,
839 static struct omap_hwmod_class_sysconfig omap2_aes_sysc = {
843 .sysc_flags = (SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE |
844 SYSS_HAS_RESET_STATUS),
845 .sysc_fields = &omap_hwmod_sysc_type1,
848 static struct omap_hwmod_class omap2xxx_aes_class = {
850 .sysc = &omap2_aes_sysc,
853 struct omap_hwmod omap2xxx_aes_hwmod = {
858 .module_offs = CORE_MOD,
860 .module_bit = OMAP24XX_EN_AES_SHIFT,
862 .idlest_idle_bit = OMAP24XX_ST_AES_SHIFT,
865 .class = &omap2xxx_aes_class,