2 * Device Tree Source for the r8a7790 SoC
4 * Copyright (C) 2015 Renesas Electronics Corporation
5 * Copyright (C) 2013-2014 Renesas Solutions Corp.
6 * Copyright (C) 2014 Cogent Embedded Inc.
8 * This file is licensed under the terms of the GNU General Public License
9 * version 2. This program is licensed "as is" without any warranty of any
10 * kind, whether express or implied.
13 #include <dt-bindings/clock/r8a7790-clock.h>
14 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 #include <dt-bindings/interrupt-controller/irq.h>
16 #include <dt-bindings/power/r8a7790-sysc.h>
19 compatible = "renesas,r8a7790";
20 interrupt-parent = <&gic>;
50 compatible = "arm,cortex-a15";
52 clock-frequency = <1300000000>;
53 voltage-tolerance = <1>; /* 1% */
54 clocks = <&cpg_clocks R8A7790_CLK_Z>;
55 clock-latency = <300000>; /* 300 us */
56 power-domains = <&sysc R8A7790_PD_CA15_CPU0>;
57 next-level-cache = <&L2_CA15>;
59 /* kHz - uV - OPPs unknown yet */
60 operating-points = <1400000 1000000>,
70 compatible = "arm,cortex-a15";
72 clock-frequency = <1300000000>;
73 power-domains = <&sysc R8A7790_PD_CA15_CPU1>;
74 next-level-cache = <&L2_CA15>;
79 compatible = "arm,cortex-a15";
81 clock-frequency = <1300000000>;
82 power-domains = <&sysc R8A7790_PD_CA15_CPU2>;
83 next-level-cache = <&L2_CA15>;
88 compatible = "arm,cortex-a15";
90 clock-frequency = <1300000000>;
91 power-domains = <&sysc R8A7790_PD_CA15_CPU3>;
92 next-level-cache = <&L2_CA15>;
97 compatible = "arm,cortex-a7";
99 clock-frequency = <780000000>;
100 power-domains = <&sysc R8A7790_PD_CA7_CPU0>;
101 next-level-cache = <&L2_CA7>;
106 compatible = "arm,cortex-a7";
108 clock-frequency = <780000000>;
109 power-domains = <&sysc R8A7790_PD_CA7_CPU1>;
110 next-level-cache = <&L2_CA7>;
115 compatible = "arm,cortex-a7";
117 clock-frequency = <780000000>;
118 power-domains = <&sysc R8A7790_PD_CA7_CPU2>;
119 next-level-cache = <&L2_CA7>;
124 compatible = "arm,cortex-a7";
126 clock-frequency = <780000000>;
127 power-domains = <&sysc R8A7790_PD_CA7_CPU3>;
128 next-level-cache = <&L2_CA7>;
133 cpu_thermal: cpu-thermal {
134 polling-delay-passive = <0>;
137 thermal-sensors = <&thermal>;
141 temperature = <115000>;
151 L2_CA15: cache-controller@0 {
152 compatible = "cache";
153 power-domains = <&sysc R8A7790_PD_CA15_SCU>;
158 L2_CA7: cache-controller@1 {
159 compatible = "cache";
160 power-domains = <&sysc R8A7790_PD_CA7_SCU>;
165 gic: interrupt-controller@f1001000 {
166 compatible = "arm,gic-400";
167 #interrupt-cells = <3>;
168 #address-cells = <0>;
169 interrupt-controller;
170 reg = <0 0xf1001000 0 0x1000>,
171 <0 0xf1002000 0 0x1000>,
172 <0 0xf1004000 0 0x2000>,
173 <0 0xf1006000 0 0x2000>;
174 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
177 gpio0: gpio@e6050000 {
178 compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
179 reg = <0 0xe6050000 0 0x50>;
180 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
183 gpio-ranges = <&pfc 0 0 32>;
184 #interrupt-cells = <2>;
185 interrupt-controller;
186 clocks = <&mstp9_clks R8A7790_CLK_GPIO0>;
187 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
190 gpio1: gpio@e6051000 {
191 compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
192 reg = <0 0xe6051000 0 0x50>;
193 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
196 gpio-ranges = <&pfc 0 32 30>;
197 #interrupt-cells = <2>;
198 interrupt-controller;
199 clocks = <&mstp9_clks R8A7790_CLK_GPIO1>;
200 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
203 gpio2: gpio@e6052000 {
204 compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
205 reg = <0 0xe6052000 0 0x50>;
206 interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
209 gpio-ranges = <&pfc 0 64 30>;
210 #interrupt-cells = <2>;
211 interrupt-controller;
212 clocks = <&mstp9_clks R8A7790_CLK_GPIO2>;
213 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
216 gpio3: gpio@e6053000 {
217 compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
218 reg = <0 0xe6053000 0 0x50>;
219 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
222 gpio-ranges = <&pfc 0 96 32>;
223 #interrupt-cells = <2>;
224 interrupt-controller;
225 clocks = <&mstp9_clks R8A7790_CLK_GPIO3>;
226 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
229 gpio4: gpio@e6054000 {
230 compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
231 reg = <0 0xe6054000 0 0x50>;
232 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
235 gpio-ranges = <&pfc 0 128 32>;
236 #interrupt-cells = <2>;
237 interrupt-controller;
238 clocks = <&mstp9_clks R8A7790_CLK_GPIO4>;
239 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
242 gpio5: gpio@e6055000 {
243 compatible = "renesas,gpio-r8a7790", "renesas,gpio-rcar";
244 reg = <0 0xe6055000 0 0x50>;
245 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
248 gpio-ranges = <&pfc 0 160 32>;
249 #interrupt-cells = <2>;
250 interrupt-controller;
251 clocks = <&mstp9_clks R8A7790_CLK_GPIO5>;
252 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
255 thermal: thermal@e61f0000 {
256 compatible = "renesas,thermal-r8a7790",
257 "renesas,rcar-gen2-thermal",
258 "renesas,rcar-thermal";
259 reg = <0 0xe61f0000 0 0x14>, <0 0xe61f0100 0 0x38>;
260 interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
261 clocks = <&mstp5_clks R8A7790_CLK_THERMAL>;
262 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
263 #thermal-sensor-cells = <0>;
267 compatible = "arm,armv7-timer";
268 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
269 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
270 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
271 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
274 cmt0: timer@ffca0000 {
275 compatible = "renesas,cmt-48-r8a7790", "renesas,cmt-48-gen2";
276 reg = <0 0xffca0000 0 0x1004>;
277 interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
278 <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
279 clocks = <&mstp1_clks R8A7790_CLK_CMT0>;
281 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
283 renesas,channels-mask = <0x60>;
288 cmt1: timer@e6130000 {
289 compatible = "renesas,cmt-48-r8a7790", "renesas,cmt-48-gen2";
290 reg = <0 0xe6130000 0 0x1004>;
291 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
292 <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
293 <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
294 <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
295 <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
296 <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
297 <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
298 <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
299 clocks = <&mstp3_clks R8A7790_CLK_CMT1>;
301 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
303 renesas,channels-mask = <0xff>;
308 irqc0: interrupt-controller@e61c0000 {
309 compatible = "renesas,irqc-r8a7790", "renesas,irqc";
310 #interrupt-cells = <2>;
311 interrupt-controller;
312 reg = <0 0xe61c0000 0 0x200>;
313 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
314 <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
315 <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
316 <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
317 clocks = <&mstp4_clks R8A7790_CLK_IRQC>;
318 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
321 dmac0: dma-controller@e6700000 {
322 compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
323 reg = <0 0xe6700000 0 0x20000>;
324 interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH
325 GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
326 GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
327 GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
328 GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
329 GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
330 GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
331 GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
332 GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
333 GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
334 GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
335 GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
336 GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
337 GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
338 GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
339 GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;
340 interrupt-names = "error",
341 "ch0", "ch1", "ch2", "ch3",
342 "ch4", "ch5", "ch6", "ch7",
343 "ch8", "ch9", "ch10", "ch11",
344 "ch12", "ch13", "ch14";
345 clocks = <&mstp2_clks R8A7790_CLK_SYS_DMAC0>;
347 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
352 dmac1: dma-controller@e6720000 {
353 compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
354 reg = <0 0xe6720000 0 0x20000>;
355 interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
356 GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
357 GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
358 GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
359 GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
360 GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
361 GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
362 GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
363 GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
364 GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
365 GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
366 GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
367 GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
368 GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
369 GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
370 GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>;
371 interrupt-names = "error",
372 "ch0", "ch1", "ch2", "ch3",
373 "ch4", "ch5", "ch6", "ch7",
374 "ch8", "ch9", "ch10", "ch11",
375 "ch12", "ch13", "ch14";
376 clocks = <&mstp2_clks R8A7790_CLK_SYS_DMAC1>;
378 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
383 audma0: dma-controller@ec700000 {
384 compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
385 reg = <0 0xec700000 0 0x10000>;
386 interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH
387 GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH
388 GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH
389 GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH
390 GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH
391 GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH
392 GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH
393 GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH
394 GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH
395 GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH
396 GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH
397 GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH
398 GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH
399 GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>;
400 interrupt-names = "error",
401 "ch0", "ch1", "ch2", "ch3",
402 "ch4", "ch5", "ch6", "ch7",
403 "ch8", "ch9", "ch10", "ch11",
405 clocks = <&mstp5_clks R8A7790_CLK_AUDIO_DMAC0>;
407 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
412 audma1: dma-controller@ec720000 {
413 compatible = "renesas,dmac-r8a7790", "renesas,rcar-dmac";
414 reg = <0 0xec720000 0 0x10000>;
415 interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH
416 GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH
417 GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH
418 GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH
419 GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH
420 GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH
421 GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH
422 GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH
423 GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH
424 GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH
425 GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH
426 GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH
427 GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH
428 GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;
429 interrupt-names = "error",
430 "ch0", "ch1", "ch2", "ch3",
431 "ch4", "ch5", "ch6", "ch7",
432 "ch8", "ch9", "ch10", "ch11",
434 clocks = <&mstp5_clks R8A7790_CLK_AUDIO_DMAC1>;
436 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
441 usb_dmac0: dma-controller@e65a0000 {
442 compatible = "renesas,r8a7790-usb-dmac", "renesas,usb-dmac";
443 reg = <0 0xe65a0000 0 0x100>;
444 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
445 GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
446 interrupt-names = "ch0", "ch1";
447 clocks = <&mstp3_clks R8A7790_CLK_USBDMAC0>;
448 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
453 usb_dmac1: dma-controller@e65b0000 {
454 compatible = "renesas,r8a7790-usb-dmac", "renesas,usb-dmac";
455 reg = <0 0xe65b0000 0 0x100>;
456 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
457 GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
458 interrupt-names = "ch0", "ch1";
459 clocks = <&mstp3_clks R8A7790_CLK_USBDMAC1>;
460 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
466 #address-cells = <1>;
468 compatible = "renesas,i2c-r8a7790";
469 reg = <0 0xe6508000 0 0x40>;
470 interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
471 clocks = <&mstp9_clks R8A7790_CLK_I2C0>;
472 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
473 i2c-scl-internal-delay-ns = <110>;
478 #address-cells = <1>;
480 compatible = "renesas,i2c-r8a7790";
481 reg = <0 0xe6518000 0 0x40>;
482 interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
483 clocks = <&mstp9_clks R8A7790_CLK_I2C1>;
484 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
485 i2c-scl-internal-delay-ns = <6>;
490 #address-cells = <1>;
492 compatible = "renesas,i2c-r8a7790";
493 reg = <0 0xe6530000 0 0x40>;
494 interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
495 clocks = <&mstp9_clks R8A7790_CLK_I2C2>;
496 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
497 i2c-scl-internal-delay-ns = <6>;
502 #address-cells = <1>;
504 compatible = "renesas,i2c-r8a7790";
505 reg = <0 0xe6540000 0 0x40>;
506 interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
507 clocks = <&mstp9_clks R8A7790_CLK_I2C3>;
508 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
509 i2c-scl-internal-delay-ns = <110>;
514 #address-cells = <1>;
516 compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
517 reg = <0 0xe6500000 0 0x425>;
518 interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
519 clocks = <&mstp3_clks R8A7790_CLK_IIC0>;
520 dmas = <&dmac0 0x61>, <&dmac0 0x62>;
521 dma-names = "tx", "rx";
522 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
527 #address-cells = <1>;
529 compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
530 reg = <0 0xe6510000 0 0x425>;
531 interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
532 clocks = <&mstp3_clks R8A7790_CLK_IIC1>;
533 dmas = <&dmac0 0x65>, <&dmac0 0x66>;
534 dma-names = "tx", "rx";
535 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
540 #address-cells = <1>;
542 compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
543 reg = <0 0xe6520000 0 0x425>;
544 interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
545 clocks = <&mstp3_clks R8A7790_CLK_IIC2>;
546 dmas = <&dmac0 0x69>, <&dmac0 0x6a>;
547 dma-names = "tx", "rx";
548 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
553 #address-cells = <1>;
555 compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
556 reg = <0 0xe60b0000 0 0x425>;
557 interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
558 clocks = <&mstp9_clks R8A7790_CLK_IICDVFS>;
559 dmas = <&dmac0 0x77>, <&dmac0 0x78>;
560 dma-names = "tx", "rx";
561 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
565 mmcif0: mmc@ee200000 {
566 compatible = "renesas,mmcif-r8a7790", "renesas,sh-mmcif";
567 reg = <0 0xee200000 0 0x80>;
568 interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
569 clocks = <&mstp3_clks R8A7790_CLK_MMCIF0>;
570 dmas = <&dmac0 0xd1>, <&dmac0 0xd2>;
571 dma-names = "tx", "rx";
572 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
575 max-frequency = <97500000>;
578 mmcif1: mmc@ee220000 {
579 compatible = "renesas,mmcif-r8a7790", "renesas,sh-mmcif";
580 reg = <0 0xee220000 0 0x80>;
581 interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
582 clocks = <&mstp3_clks R8A7790_CLK_MMCIF1>;
583 dmas = <&dmac0 0xe1>, <&dmac0 0xe2>;
584 dma-names = "tx", "rx";
585 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
588 max-frequency = <97500000>;
592 compatible = "renesas,pfc-r8a7790";
593 reg = <0 0xe6060000 0 0x250>;
597 compatible = "renesas,sdhi-r8a7790";
598 reg = <0 0xee100000 0 0x328>;
599 interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
600 clocks = <&mstp3_clks R8A7790_CLK_SDHI0>;
601 dmas = <&dmac1 0xcd>, <&dmac1 0xce>;
602 dma-names = "tx", "rx";
603 max-frequency = <195000000>;
604 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
609 compatible = "renesas,sdhi-r8a7790";
610 reg = <0 0xee120000 0 0x328>;
611 interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
612 clocks = <&mstp3_clks R8A7790_CLK_SDHI1>;
613 dmas = <&dmac1 0xc9>, <&dmac1 0xca>;
614 dma-names = "tx", "rx";
615 max-frequency = <195000000>;
616 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
621 compatible = "renesas,sdhi-r8a7790";
622 reg = <0 0xee140000 0 0x100>;
623 interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
624 clocks = <&mstp3_clks R8A7790_CLK_SDHI2>;
625 dmas = <&dmac1 0xc1>, <&dmac1 0xc2>;
626 dma-names = "tx", "rx";
627 max-frequency = <97500000>;
628 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
633 compatible = "renesas,sdhi-r8a7790";
634 reg = <0 0xee160000 0 0x100>;
635 interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
636 clocks = <&mstp3_clks R8A7790_CLK_SDHI3>;
637 dmas = <&dmac1 0xd3>, <&dmac1 0xd4>;
638 dma-names = "tx", "rx";
639 max-frequency = <97500000>;
640 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
644 scifa0: serial@e6c40000 {
645 compatible = "renesas,scifa-r8a7790",
646 "renesas,rcar-gen2-scifa", "renesas,scifa";
647 reg = <0 0xe6c40000 0 64>;
648 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
649 clocks = <&mstp2_clks R8A7790_CLK_SCIFA0>;
651 dmas = <&dmac0 0x21>, <&dmac0 0x22>;
652 dma-names = "tx", "rx";
653 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
657 scifa1: serial@e6c50000 {
658 compatible = "renesas,scifa-r8a7790",
659 "renesas,rcar-gen2-scifa", "renesas,scifa";
660 reg = <0 0xe6c50000 0 64>;
661 interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
662 clocks = <&mstp2_clks R8A7790_CLK_SCIFA1>;
664 dmas = <&dmac0 0x25>, <&dmac0 0x26>;
665 dma-names = "tx", "rx";
666 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
670 scifa2: serial@e6c60000 {
671 compatible = "renesas,scifa-r8a7790",
672 "renesas,rcar-gen2-scifa", "renesas,scifa";
673 reg = <0 0xe6c60000 0 64>;
674 interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
675 clocks = <&mstp2_clks R8A7790_CLK_SCIFA2>;
677 dmas = <&dmac0 0x27>, <&dmac0 0x28>;
678 dma-names = "tx", "rx";
679 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
683 scifb0: serial@e6c20000 {
684 compatible = "renesas,scifb-r8a7790",
685 "renesas,rcar-gen2-scifb", "renesas,scifb";
686 reg = <0 0xe6c20000 0 64>;
687 interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
688 clocks = <&mstp2_clks R8A7790_CLK_SCIFB0>;
690 dmas = <&dmac0 0x3d>, <&dmac0 0x3e>;
691 dma-names = "tx", "rx";
692 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
696 scifb1: serial@e6c30000 {
697 compatible = "renesas,scifb-r8a7790",
698 "renesas,rcar-gen2-scifb", "renesas,scifb";
699 reg = <0 0xe6c30000 0 64>;
700 interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
701 clocks = <&mstp2_clks R8A7790_CLK_SCIFB1>;
703 dmas = <&dmac0 0x19>, <&dmac0 0x1a>;
704 dma-names = "tx", "rx";
705 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
709 scifb2: serial@e6ce0000 {
710 compatible = "renesas,scifb-r8a7790",
711 "renesas,rcar-gen2-scifb", "renesas,scifb";
712 reg = <0 0xe6ce0000 0 64>;
713 interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
714 clocks = <&mstp2_clks R8A7790_CLK_SCIFB2>;
716 dmas = <&dmac0 0x1d>, <&dmac0 0x1e>;
717 dma-names = "tx", "rx";
718 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
722 scif0: serial@e6e60000 {
723 compatible = "renesas,scif-r8a7790", "renesas,rcar-gen2-scif",
725 reg = <0 0xe6e60000 0 64>;
726 interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
727 clocks = <&mstp7_clks R8A7790_CLK_SCIF0>, <&zs_clk>,
729 clock-names = "fck", "brg_int", "scif_clk";
730 dmas = <&dmac0 0x29>, <&dmac0 0x2a>;
731 dma-names = "tx", "rx";
732 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
736 scif1: serial@e6e68000 {
737 compatible = "renesas,scif-r8a7790", "renesas,rcar-gen2-scif",
739 reg = <0 0xe6e68000 0 64>;
740 interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
741 clocks = <&mstp7_clks R8A7790_CLK_SCIF1>, <&zs_clk>,
743 clock-names = "fck", "brg_int", "scif_clk";
744 dmas = <&dmac0 0x2d>, <&dmac0 0x2e>;
745 dma-names = "tx", "rx";
746 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
750 scif2: serial@e6e56000 {
751 compatible = "renesas,scif-r8a7790", "renesas,rcar-gen2-scif",
753 reg = <0 0xe6e56000 0 64>;
754 interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
755 clocks = <&mstp3_clks R8A7790_CLK_SCIF2>, <&zs_clk>,
757 clock-names = "fck", "brg_int", "scif_clk";
758 dmas = <&dmac0 0x2b>, <&dmac0 0x2c>;
759 dma-names = "tx", "rx";
760 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
764 hscif0: serial@e62c0000 {
765 compatible = "renesas,hscif-r8a7790",
766 "renesas,rcar-gen2-hscif", "renesas,hscif";
767 reg = <0 0xe62c0000 0 96>;
768 interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
769 clocks = <&mstp7_clks R8A7790_CLK_HSCIF0>, <&zs_clk>,
771 clock-names = "fck", "brg_int", "scif_clk";
772 dmas = <&dmac0 0x39>, <&dmac0 0x3a>;
773 dma-names = "tx", "rx";
774 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
778 hscif1: serial@e62c8000 {
779 compatible = "renesas,hscif-r8a7790",
780 "renesas,rcar-gen2-hscif", "renesas,hscif";
781 reg = <0 0xe62c8000 0 96>;
782 interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
783 clocks = <&mstp7_clks R8A7790_CLK_HSCIF1>, <&zs_clk>,
785 clock-names = "fck", "brg_int", "scif_clk";
786 dmas = <&dmac0 0x4d>, <&dmac0 0x4e>;
787 dma-names = "tx", "rx";
788 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
792 ether: ethernet@ee700000 {
793 compatible = "renesas,ether-r8a7790";
794 reg = <0 0xee700000 0 0x400>;
795 interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
796 clocks = <&mstp8_clks R8A7790_CLK_ETHER>;
797 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
799 #address-cells = <1>;
804 avb: ethernet@e6800000 {
805 compatible = "renesas,etheravb-r8a7790",
806 "renesas,etheravb-rcar-gen2";
807 reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
808 interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
809 clocks = <&mstp8_clks R8A7790_CLK_ETHERAVB>;
810 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
811 #address-cells = <1>;
816 sata0: sata@ee300000 {
817 compatible = "renesas,sata-r8a7790";
818 reg = <0 0xee300000 0 0x2000>;
819 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
820 clocks = <&mstp8_clks R8A7790_CLK_SATA0>;
821 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
825 sata1: sata@ee500000 {
826 compatible = "renesas,sata-r8a7790";
827 reg = <0 0xee500000 0 0x2000>;
828 interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
829 clocks = <&mstp8_clks R8A7790_CLK_SATA1>;
830 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
834 hsusb: usb@e6590000 {
835 compatible = "renesas,usbhs-r8a7790", "renesas,rcar-gen2-usbhs";
836 reg = <0 0xe6590000 0 0x100>;
837 interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
838 clocks = <&mstp7_clks R8A7790_CLK_HSUSB>;
839 dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
840 <&usb_dmac1 0>, <&usb_dmac1 1>;
841 dma-names = "ch0", "ch1", "ch2", "ch3";
842 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
843 renesas,buswait = <4>;
849 usbphy: usb-phy@e6590100 {
850 compatible = "renesas,usb-phy-r8a7790";
851 reg = <0 0xe6590100 0 0x100>;
852 #address-cells = <1>;
854 clocks = <&mstp7_clks R8A7790_CLK_HSUSB>;
855 clock-names = "usbhs";
856 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
859 usb0: usb-channel@0 {
863 usb2: usb-channel@2 {
869 vin0: video@e6ef0000 {
870 compatible = "renesas,vin-r8a7790";
871 reg = <0 0xe6ef0000 0 0x1000>;
872 interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
873 clocks = <&mstp8_clks R8A7790_CLK_VIN0>;
874 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
878 vin1: video@e6ef1000 {
879 compatible = "renesas,vin-r8a7790";
880 reg = <0 0xe6ef1000 0 0x1000>;
881 interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
882 clocks = <&mstp8_clks R8A7790_CLK_VIN1>;
883 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
887 vin2: video@e6ef2000 {
888 compatible = "renesas,vin-r8a7790";
889 reg = <0 0xe6ef2000 0 0x1000>;
890 interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
891 clocks = <&mstp8_clks R8A7790_CLK_VIN2>;
892 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
896 vin3: video@e6ef3000 {
897 compatible = "renesas,vin-r8a7790";
898 reg = <0 0xe6ef3000 0 0x1000>;
899 interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
900 clocks = <&mstp8_clks R8A7790_CLK_VIN3>;
901 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
906 compatible = "renesas,vsp1";
907 reg = <0 0xfe920000 0 0x8000>;
908 interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
909 clocks = <&mstp1_clks R8A7790_CLK_VSP1_R>;
910 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
919 compatible = "renesas,vsp1";
920 reg = <0 0xfe928000 0 0x8000>;
921 interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
922 clocks = <&mstp1_clks R8A7790_CLK_VSP1_S>;
923 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
933 compatible = "renesas,vsp1";
934 reg = <0 0xfe930000 0 0x8000>;
935 interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
936 clocks = <&mstp1_clks R8A7790_CLK_VSP1_DU0>;
937 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
947 compatible = "renesas,vsp1";
948 reg = <0 0xfe938000 0 0x8000>;
949 interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
950 clocks = <&mstp1_clks R8A7790_CLK_VSP1_DU1>;
951 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
960 du: display@feb00000 {
961 compatible = "renesas,du-r8a7790";
962 reg = <0 0xfeb00000 0 0x70000>,
963 <0 0xfeb90000 0 0x1c>,
964 <0 0xfeb94000 0 0x1c>;
965 reg-names = "du", "lvds.0", "lvds.1";
966 interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
967 <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
968 <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
969 clocks = <&mstp7_clks R8A7790_CLK_DU0>,
970 <&mstp7_clks R8A7790_CLK_DU1>,
971 <&mstp7_clks R8A7790_CLK_DU2>,
972 <&mstp7_clks R8A7790_CLK_LVDS0>,
973 <&mstp7_clks R8A7790_CLK_LVDS1>;
974 clock-names = "du.0", "du.1", "du.2", "lvds.0", "lvds.1";
978 #address-cells = <1>;
983 du_out_rgb: endpoint {
988 du_out_lvds0: endpoint {
993 du_out_lvds1: endpoint {
1000 compatible = "renesas,can-r8a7790", "renesas,rcar-gen2-can";
1001 reg = <0 0xe6e80000 0 0x1000>;
1002 interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
1003 clocks = <&mstp9_clks R8A7790_CLK_RCAN0>,
1004 <&cpg_clocks R8A7790_CLK_RCAN>, <&can_clk>;
1005 clock-names = "clkp1", "clkp2", "can_clk";
1006 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1007 status = "disabled";
1010 can1: can@e6e88000 {
1011 compatible = "renesas,can-r8a7790", "renesas,rcar-gen2-can";
1012 reg = <0 0xe6e88000 0 0x1000>;
1013 interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
1014 clocks = <&mstp9_clks R8A7790_CLK_RCAN1>,
1015 <&cpg_clocks R8A7790_CLK_RCAN>, <&can_clk>;
1016 clock-names = "clkp1", "clkp2", "can_clk";
1017 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1018 status = "disabled";
1021 jpu: jpeg-codec@fe980000 {
1022 compatible = "renesas,jpu-r8a7790", "renesas,rcar-gen2-jpu";
1023 reg = <0 0xfe980000 0 0x10300>;
1024 interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;
1025 clocks = <&mstp1_clks R8A7790_CLK_JPU>;
1026 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1030 #address-cells = <2>;
1034 /* External root clock */
1036 compatible = "fixed-clock";
1038 /* This value must be overriden by the board. */
1039 clock-frequency = <0>;
1042 /* External PCIe clock - can be overridden by the board */
1043 pcie_bus_clk: pcie_bus {
1044 compatible = "fixed-clock";
1046 clock-frequency = <100000000>;
1047 status = "disabled";
1051 * The external audio clocks are configured as 0 Hz fixed frequency clocks by
1052 * default. Boards that provide audio clocks should override them.
1054 audio_clk_a: audio_clk_a {
1055 compatible = "fixed-clock";
1057 clock-frequency = <0>;
1059 audio_clk_b: audio_clk_b {
1060 compatible = "fixed-clock";
1062 clock-frequency = <0>;
1064 audio_clk_c: audio_clk_c {
1065 compatible = "fixed-clock";
1067 clock-frequency = <0>;
1070 /* External SCIF clock */
1072 compatible = "fixed-clock";
1074 /* This value must be overridden by the board. */
1075 clock-frequency = <0>;
1076 status = "disabled";
1079 /* External USB clock - can be overridden by the board */
1080 usb_extal_clk: usb_extal {
1081 compatible = "fixed-clock";
1083 clock-frequency = <48000000>;
1086 /* External CAN clock */
1088 compatible = "fixed-clock";
1090 /* This value must be overridden by the board. */
1091 clock-frequency = <0>;
1092 status = "disabled";
1095 /* Special CPG clocks */
1096 cpg_clocks: cpg_clocks@e6150000 {
1097 compatible = "renesas,r8a7790-cpg-clocks",
1098 "renesas,rcar-gen2-cpg-clocks";
1099 reg = <0 0xe6150000 0 0x1000>;
1100 clocks = <&extal_clk &usb_extal_clk>;
1102 clock-output-names = "main", "pll0", "pll1", "pll3",
1103 "lb", "qspi", "sdh", "sd0", "sd1",
1104 "z", "rcan", "adsp";
1105 #power-domain-cells = <0>;
1108 /* Variable factor clocks */
1109 sd2_clk: sd2@e6150078 {
1110 compatible = "renesas,r8a7790-div6-clock", "renesas,cpg-div6-clock";
1111 reg = <0 0xe6150078 0 4>;
1112 clocks = <&pll1_div2_clk>;
1115 sd3_clk: sd3@e615026c {
1116 compatible = "renesas,r8a7790-div6-clock", "renesas,cpg-div6-clock";
1117 reg = <0 0xe615026c 0 4>;
1118 clocks = <&pll1_div2_clk>;
1121 mmc0_clk: mmc0@e6150240 {
1122 compatible = "renesas,r8a7790-div6-clock", "renesas,cpg-div6-clock";
1123 reg = <0 0xe6150240 0 4>;
1124 clocks = <&pll1_div2_clk>;
1127 mmc1_clk: mmc1@e6150244 {
1128 compatible = "renesas,r8a7790-div6-clock", "renesas,cpg-div6-clock";
1129 reg = <0 0xe6150244 0 4>;
1130 clocks = <&pll1_div2_clk>;
1133 ssp_clk: ssp@e6150248 {
1134 compatible = "renesas,r8a7790-div6-clock", "renesas,cpg-div6-clock";
1135 reg = <0 0xe6150248 0 4>;
1136 clocks = <&pll1_div2_clk>;
1139 ssprs_clk: ssprs@e615024c {
1140 compatible = "renesas,r8a7790-div6-clock", "renesas,cpg-div6-clock";
1141 reg = <0 0xe615024c 0 4>;
1142 clocks = <&pll1_div2_clk>;
1146 /* Fixed factor clocks */
1147 pll1_div2_clk: pll1_div2 {
1148 compatible = "fixed-factor-clock";
1149 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1155 compatible = "fixed-factor-clock";
1156 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1162 compatible = "fixed-factor-clock";
1163 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1169 compatible = "fixed-factor-clock";
1170 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1176 compatible = "fixed-factor-clock";
1177 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1183 compatible = "fixed-factor-clock";
1184 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1190 compatible = "fixed-factor-clock";
1191 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1197 compatible = "fixed-factor-clock";
1198 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1204 compatible = "fixed-factor-clock";
1205 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1211 compatible = "fixed-factor-clock";
1212 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1218 compatible = "fixed-factor-clock";
1219 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1225 compatible = "fixed-factor-clock";
1226 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1232 compatible = "fixed-factor-clock";
1233 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1235 clock-div = <(48 * 1024)>;
1238 oscclk_clk: oscclk {
1239 compatible = "fixed-factor-clock";
1240 clocks = <&cpg_clocks R8A7790_CLK_PLL1>;
1242 clock-div = <(12 * 1024)>;
1246 compatible = "fixed-factor-clock";
1247 clocks = <&cpg_clocks R8A7790_CLK_PLL3>;
1253 compatible = "fixed-factor-clock";
1254 clocks = <&cpg_clocks R8A7790_CLK_PLL3>;
1260 compatible = "fixed-factor-clock";
1261 clocks = <&cpg_clocks R8A7790_CLK_PLL3>;
1267 compatible = "fixed-factor-clock";
1268 clocks = <&pll1_div2_clk>;
1274 compatible = "fixed-factor-clock";
1275 clocks = <&extal_clk>;
1282 mstp0_clks: mstp0_clks@e6150130 {
1283 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1284 reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
1287 clock-indices = <R8A7790_CLK_MSIOF0>;
1288 clock-output-names = "msiof0";
1290 mstp1_clks: mstp1_clks@e6150134 {
1291 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1292 reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
1293 clocks = <&zs_clk>, <&zs_clk>, <&zs_clk>, <&zs_clk>, <&m2_clk>,
1294 <&zs_clk>, <&p_clk>, <&zg_clk>, <&zs_clk>, <&zs_clk>,
1295 <&zs_clk>, <&zs_clk>, <&p_clk>, <&p_clk>, <&rclk_clk>,
1296 <&cp_clk>, <&zs_clk>, <&zs_clk>, <&zs_clk>, <&zs_clk>;
1299 R8A7790_CLK_VCP1 R8A7790_CLK_VCP0 R8A7790_CLK_VPC1
1300 R8A7790_CLK_VPC0 R8A7790_CLK_JPU R8A7790_CLK_SSP1
1301 R8A7790_CLK_TMU1 R8A7790_CLK_3DG R8A7790_CLK_2DDMAC
1302 R8A7790_CLK_FDP1_2 R8A7790_CLK_FDP1_1 R8A7790_CLK_FDP1_0
1303 R8A7790_CLK_TMU3 R8A7790_CLK_TMU2 R8A7790_CLK_CMT0
1304 R8A7790_CLK_TMU0 R8A7790_CLK_VSP1_DU1 R8A7790_CLK_VSP1_DU0
1305 R8A7790_CLK_VSP1_R R8A7790_CLK_VSP1_S
1307 clock-output-names =
1308 "vcp1", "vcp0", "vpc1", "vpc0", "jpu", "ssp1",
1309 "tmu1", "3dg", "2ddmac", "fdp1-2", "fdp1-1",
1310 "fdp1-0", "tmu3", "tmu2", "cmt0", "tmu0",
1311 "vsp1-du1", "vsp1-du0", "vsp1-rt", "vsp1-sy";
1313 mstp2_clks: mstp2_clks@e6150138 {
1314 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1315 reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
1316 clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
1317 <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&zs_clk>,
1321 R8A7790_CLK_SCIFA2 R8A7790_CLK_SCIFA1 R8A7790_CLK_SCIFA0
1322 R8A7790_CLK_MSIOF2 R8A7790_CLK_SCIFB0 R8A7790_CLK_SCIFB1
1323 R8A7790_CLK_MSIOF1 R8A7790_CLK_MSIOF3 R8A7790_CLK_SCIFB2
1324 R8A7790_CLK_SYS_DMAC1 R8A7790_CLK_SYS_DMAC0
1326 clock-output-names =
1327 "scifa2", "scifa1", "scifa0", "msiof2", "scifb0",
1328 "scifb1", "msiof1", "msiof3", "scifb2",
1329 "sys-dmac1", "sys-dmac0";
1331 mstp3_clks: mstp3_clks@e615013c {
1332 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1333 reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
1334 clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&p_clk>, <&sd3_clk>,
1335 <&sd2_clk>, <&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks R8A7790_CLK_SD0>, <&mmc0_clk>,
1336 <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>,
1337 <&hp_clk>, <&hp_clk>;
1340 R8A7790_CLK_IIC2 R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1 R8A7790_CLK_SCIF2 R8A7790_CLK_SDHI3
1341 R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0 R8A7790_CLK_MMCIF0
1342 R8A7790_CLK_IIC0 R8A7790_CLK_PCIEC R8A7790_CLK_IIC1 R8A7790_CLK_SSUSB R8A7790_CLK_CMT1
1343 R8A7790_CLK_USBDMAC0 R8A7790_CLK_USBDMAC1
1345 clock-output-names =
1346 "iic2", "tpu0", "mmcif1", "scif2", "sdhi3",
1347 "sdhi2", "sdhi1", "sdhi0", "mmcif0",
1348 "iic0", "pciec", "iic1", "ssusb", "cmt1",
1349 "usbdmac0", "usbdmac1";
1351 mstp4_clks: mstp4_clks@e6150140 {
1352 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1353 reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;
1356 clock-indices = <R8A7790_CLK_IRQC>;
1357 clock-output-names = "irqc";
1359 mstp5_clks: mstp5_clks@e6150144 {
1360 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1361 reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
1362 clocks = <&hp_clk>, <&hp_clk>, <&cpg_clocks R8A7790_CLK_ADSP>,
1363 <&extal_clk>, <&p_clk>;
1366 R8A7790_CLK_AUDIO_DMAC0 R8A7790_CLK_AUDIO_DMAC1
1367 R8A7790_CLK_ADSP_MOD R8A7790_CLK_THERMAL
1370 clock-output-names = "audmac0", "audmac1", "adsp_mod",
1373 mstp7_clks: mstp7_clks@e615014c {
1374 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1375 reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
1376 clocks = <&mp_clk>, <&hp_clk>, <&zs_clk>, <&zs_clk>, <&p_clk>,
1377 <&p_clk>, <&zx_clk>, <&zx_clk>, <&zx_clk>, <&zx_clk>,
1381 R8A7790_CLK_EHCI R8A7790_CLK_HSUSB R8A7790_CLK_HSCIF1
1382 R8A7790_CLK_HSCIF0 R8A7790_CLK_SCIF1 R8A7790_CLK_SCIF0
1383 R8A7790_CLK_DU2 R8A7790_CLK_DU1 R8A7790_CLK_DU0
1384 R8A7790_CLK_LVDS1 R8A7790_CLK_LVDS0
1386 clock-output-names =
1387 "ehci", "hsusb", "hscif1", "hscif0", "scif1",
1388 "scif0", "du2", "du1", "du0", "lvds1", "lvds0";
1390 mstp8_clks: mstp8_clks@e6150990 {
1391 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1392 reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
1393 clocks = <&hp_clk>, <&zg_clk>, <&zg_clk>, <&zg_clk>,
1394 <&zg_clk>, <&hp_clk>, <&p_clk>, <&zs_clk>,
1398 R8A7790_CLK_MLB R8A7790_CLK_VIN3 R8A7790_CLK_VIN2
1399 R8A7790_CLK_VIN1 R8A7790_CLK_VIN0
1400 R8A7790_CLK_ETHERAVB R8A7790_CLK_ETHER
1401 R8A7790_CLK_SATA1 R8A7790_CLK_SATA0
1403 clock-output-names =
1404 "mlb", "vin3", "vin2", "vin1", "vin0",
1405 "etheravb", "ether", "sata1", "sata0";
1407 mstp9_clks: mstp9_clks@e6150994 {
1408 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1409 reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
1410 clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>,
1411 <&cp_clk>, <&cp_clk>, <&cp_clk>,
1412 <&p_clk>, <&p_clk>, <&cpg_clocks R8A7790_CLK_QSPI>, <&cp_clk>,
1413 <&hp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>;
1416 R8A7790_CLK_GPIO5 R8A7790_CLK_GPIO4 R8A7790_CLK_GPIO3
1417 R8A7790_CLK_GPIO2 R8A7790_CLK_GPIO1 R8A7790_CLK_GPIO0
1418 R8A7790_CLK_RCAN1 R8A7790_CLK_RCAN0 R8A7790_CLK_QSPI_MOD R8A7790_CLK_IICDVFS
1419 R8A7790_CLK_I2C3 R8A7790_CLK_I2C2 R8A7790_CLK_I2C1 R8A7790_CLK_I2C0
1421 clock-output-names =
1422 "gpio5", "gpio4", "gpio3", "gpio2", "gpio1", "gpio0",
1423 "rcan1", "rcan0", "qspi_mod", "iic3",
1424 "i2c3", "i2c2", "i2c1", "i2c0";
1426 mstp10_clks: mstp10_clks@e6150998 {
1427 compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
1428 reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
1430 <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
1431 <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
1433 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>,
1434 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>,
1435 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>,
1436 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>,
1437 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>,
1438 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>,
1439 <&mstp10_clks R8A7790_CLK_SCU_ALL>, <&mstp10_clks R8A7790_CLK_SCU_ALL>;
1444 R8A7790_CLK_SSI9 R8A7790_CLK_SSI8 R8A7790_CLK_SSI7 R8A7790_CLK_SSI6 R8A7790_CLK_SSI5
1445 R8A7790_CLK_SSI4 R8A7790_CLK_SSI3 R8A7790_CLK_SSI2 R8A7790_CLK_SSI1 R8A7790_CLK_SSI0
1447 R8A7790_CLK_SCU_DVC1 R8A7790_CLK_SCU_DVC0
1448 R8A7790_CLK_SCU_CTU1_MIX1 R8A7790_CLK_SCU_CTU0_MIX0
1449 R8A7790_CLK_SCU_SRC9 R8A7790_CLK_SCU_SRC8 R8A7790_CLK_SCU_SRC7 R8A7790_CLK_SCU_SRC6 R8A7790_CLK_SCU_SRC5
1450 R8A7790_CLK_SCU_SRC4 R8A7790_CLK_SCU_SRC3 R8A7790_CLK_SCU_SRC2 R8A7790_CLK_SCU_SRC1 R8A7790_CLK_SCU_SRC0
1452 clock-output-names =
1454 "ssi9", "ssi8", "ssi7", "ssi6", "ssi5",
1455 "ssi4", "ssi3", "ssi2", "ssi1", "ssi0",
1457 "scu-dvc1", "scu-dvc0",
1458 "scu-ctu1-mix1", "scu-ctu0-mix0",
1459 "scu-src9", "scu-src8", "scu-src7", "scu-src6", "scu-src5",
1460 "scu-src4", "scu-src3", "scu-src2", "scu-src1", "scu-src0";
1464 sysc: system-controller@e6180000 {
1465 compatible = "renesas,r8a7790-sysc";
1466 reg = <0 0xe6180000 0 0x0200>;
1467 #power-domain-cells = <1>;
1470 qspi: spi@e6b10000 {
1471 compatible = "renesas,qspi-r8a7790", "renesas,qspi";
1472 reg = <0 0xe6b10000 0 0x2c>;
1473 interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
1474 clocks = <&mstp9_clks R8A7790_CLK_QSPI_MOD>;
1475 dmas = <&dmac0 0x17>, <&dmac0 0x18>;
1476 dma-names = "tx", "rx";
1477 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1479 #address-cells = <1>;
1481 status = "disabled";
1484 msiof0: spi@e6e20000 {
1485 compatible = "renesas,msiof-r8a7790";
1486 reg = <0 0xe6e20000 0 0x0064>;
1487 interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
1488 clocks = <&mstp0_clks R8A7790_CLK_MSIOF0>;
1489 dmas = <&dmac0 0x51>, <&dmac0 0x52>;
1490 dma-names = "tx", "rx";
1491 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1492 #address-cells = <1>;
1494 status = "disabled";
1497 msiof1: spi@e6e10000 {
1498 compatible = "renesas,msiof-r8a7790";
1499 reg = <0 0xe6e10000 0 0x0064>;
1500 interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
1501 clocks = <&mstp2_clks R8A7790_CLK_MSIOF1>;
1502 dmas = <&dmac0 0x55>, <&dmac0 0x56>;
1503 dma-names = "tx", "rx";
1504 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1505 #address-cells = <1>;
1507 status = "disabled";
1510 msiof2: spi@e6e00000 {
1511 compatible = "renesas,msiof-r8a7790";
1512 reg = <0 0xe6e00000 0 0x0064>;
1513 interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
1514 clocks = <&mstp2_clks R8A7790_CLK_MSIOF2>;
1515 dmas = <&dmac0 0x41>, <&dmac0 0x42>;
1516 dma-names = "tx", "rx";
1517 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1518 #address-cells = <1>;
1520 status = "disabled";
1523 msiof3: spi@e6c90000 {
1524 compatible = "renesas,msiof-r8a7790";
1525 reg = <0 0xe6c90000 0 0x0064>;
1526 interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;
1527 clocks = <&mstp2_clks R8A7790_CLK_MSIOF3>;
1528 dmas = <&dmac0 0x45>, <&dmac0 0x46>;
1529 dma-names = "tx", "rx";
1530 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1531 #address-cells = <1>;
1533 status = "disabled";
1536 xhci: usb@ee000000 {
1537 compatible = "renesas,xhci-r8a7790", "renesas,rcar-gen2-xhci";
1538 reg = <0 0xee000000 0 0xc00>;
1539 interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
1540 clocks = <&mstp3_clks R8A7790_CLK_SSUSB>;
1541 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1544 status = "disabled";
1547 pci0: pci@ee090000 {
1548 compatible = "renesas,pci-r8a7790", "renesas,pci-rcar-gen2";
1549 device_type = "pci";
1550 reg = <0 0xee090000 0 0xc00>,
1551 <0 0xee080000 0 0x1100>;
1552 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1553 clocks = <&mstp7_clks R8A7790_CLK_EHCI>;
1554 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1555 status = "disabled";
1558 #address-cells = <3>;
1560 #interrupt-cells = <1>;
1561 ranges = <0x02000000 0 0xee080000 0 0xee080000 0 0x00010000>;
1562 interrupt-map-mask = <0xff00 0 0 0x7>;
1563 interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH
1564 0x0800 0 0 1 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH
1565 0x1000 0 0 2 &gic GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1568 reg = <0x800 0 0 0 0>;
1569 device_type = "pci";
1575 reg = <0x1000 0 0 0 0>;
1576 device_type = "pci";
1582 pci1: pci@ee0b0000 {
1583 compatible = "renesas,pci-r8a7790", "renesas,pci-rcar-gen2";
1584 device_type = "pci";
1585 reg = <0 0xee0b0000 0 0xc00>,
1586 <0 0xee0a0000 0 0x1100>;
1587 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1588 clocks = <&mstp7_clks R8A7790_CLK_EHCI>;
1589 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1590 status = "disabled";
1593 #address-cells = <3>;
1595 #interrupt-cells = <1>;
1596 ranges = <0x02000000 0 0xee0a0000 0 0xee0a0000 0 0x00010000>;
1597 interrupt-map-mask = <0xff00 0 0 0x7>;
1598 interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH
1599 0x0800 0 0 1 &gic GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH
1600 0x1000 0 0 2 &gic GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1603 pci2: pci@ee0d0000 {
1604 compatible = "renesas,pci-r8a7790", "renesas,pci-rcar-gen2";
1605 device_type = "pci";
1606 clocks = <&mstp7_clks R8A7790_CLK_EHCI>;
1607 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1608 reg = <0 0xee0d0000 0 0xc00>,
1609 <0 0xee0c0000 0 0x1100>;
1610 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
1611 status = "disabled";
1614 #address-cells = <3>;
1616 #interrupt-cells = <1>;
1617 ranges = <0x02000000 0 0xee0c0000 0 0xee0c0000 0 0x00010000>;
1618 interrupt-map-mask = <0xff00 0 0 0x7>;
1619 interrupt-map = <0x0000 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH
1620 0x0800 0 0 1 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH
1621 0x1000 0 0 2 &gic GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
1624 reg = <0x800 0 0 0 0>;
1625 device_type = "pci";
1631 reg = <0x1000 0 0 0 0>;
1632 device_type = "pci";
1638 pciec: pcie@fe000000 {
1639 compatible = "renesas,pcie-r8a7790", "renesas,pcie-rcar-gen2";
1640 reg = <0 0xfe000000 0 0x80000>;
1641 #address-cells = <3>;
1643 bus-range = <0x00 0xff>;
1644 device_type = "pci";
1645 ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
1646 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
1647 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
1648 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
1649 /* Map all possible DDR as inbound ranges */
1650 dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000
1651 0x43000000 1 0x80000000 1 0x80000000 0 0x80000000>;
1652 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
1653 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
1654 <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
1655 #interrupt-cells = <1>;
1656 interrupt-map-mask = <0 0 0 0>;
1657 interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
1658 clocks = <&mstp3_clks R8A7790_CLK_PCIEC>, <&pcie_bus_clk>;
1659 clock-names = "pcie", "pcie_bus";
1660 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1661 status = "disabled";
1664 rcar_sound: sound@ec500000 {
1666 * #sound-dai-cells is required
1668 * Single DAI : #sound-dai-cells = <0>; <&rcar_sound>;
1669 * Multi DAI : #sound-dai-cells = <1>; <&rcar_sound N>;
1671 compatible = "renesas,rcar_sound-r8a7790", "renesas,rcar_sound-gen2";
1672 reg = <0 0xec500000 0 0x1000>, /* SCU */
1673 <0 0xec5a0000 0 0x100>, /* ADG */
1674 <0 0xec540000 0 0x1000>, /* SSIU */
1675 <0 0xec541000 0 0x280>, /* SSI */
1676 <0 0xec740000 0 0x200>; /* Audio DMAC peri peri*/
1677 reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";
1679 clocks = <&mstp10_clks R8A7790_CLK_SSI_ALL>,
1680 <&mstp10_clks R8A7790_CLK_SSI9>, <&mstp10_clks R8A7790_CLK_SSI8>,
1681 <&mstp10_clks R8A7790_CLK_SSI7>, <&mstp10_clks R8A7790_CLK_SSI6>,
1682 <&mstp10_clks R8A7790_CLK_SSI5>, <&mstp10_clks R8A7790_CLK_SSI4>,
1683 <&mstp10_clks R8A7790_CLK_SSI3>, <&mstp10_clks R8A7790_CLK_SSI2>,
1684 <&mstp10_clks R8A7790_CLK_SSI1>, <&mstp10_clks R8A7790_CLK_SSI0>,
1685 <&mstp10_clks R8A7790_CLK_SCU_SRC9>, <&mstp10_clks R8A7790_CLK_SCU_SRC8>,
1686 <&mstp10_clks R8A7790_CLK_SCU_SRC7>, <&mstp10_clks R8A7790_CLK_SCU_SRC6>,
1687 <&mstp10_clks R8A7790_CLK_SCU_SRC5>, <&mstp10_clks R8A7790_CLK_SCU_SRC4>,
1688 <&mstp10_clks R8A7790_CLK_SCU_SRC3>, <&mstp10_clks R8A7790_CLK_SCU_SRC2>,
1689 <&mstp10_clks R8A7790_CLK_SCU_SRC1>, <&mstp10_clks R8A7790_CLK_SCU_SRC0>,
1690 <&mstp10_clks R8A7790_CLK_SCU_CTU0_MIX0>, <&mstp10_clks R8A7790_CLK_SCU_CTU1_MIX1>,
1691 <&mstp10_clks R8A7790_CLK_SCU_CTU0_MIX0>, <&mstp10_clks R8A7790_CLK_SCU_CTU1_MIX1>,
1692 <&mstp10_clks R8A7790_CLK_SCU_DVC0>, <&mstp10_clks R8A7790_CLK_SCU_DVC1>,
1693 <&audio_clk_a>, <&audio_clk_b>, <&audio_clk_c>, <&m2_clk>;
1694 clock-names = "ssi-all",
1695 "ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5",
1696 "ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0",
1697 "src.9", "src.8", "src.7", "src.6", "src.5",
1698 "src.4", "src.3", "src.2", "src.1", "src.0",
1702 "clk_a", "clk_b", "clk_c", "clk_i";
1703 power-domains = <&sysc R8A7790_PD_ALWAYS_ON>;
1705 status = "disabled";
1709 dmas = <&audma0 0xbc>;
1713 dmas = <&audma0 0xbe>;
1736 interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
1737 dmas = <&audma0 0x85>, <&audma1 0x9a>;
1738 dma-names = "rx", "tx";
1741 interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1742 dmas = <&audma0 0x87>, <&audma1 0x9c>;
1743 dma-names = "rx", "tx";
1746 interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1747 dmas = <&audma0 0x89>, <&audma1 0x9e>;
1748 dma-names = "rx", "tx";
1751 interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1752 dmas = <&audma0 0x8b>, <&audma1 0xa0>;
1753 dma-names = "rx", "tx";
1756 interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1757 dmas = <&audma0 0x8d>, <&audma1 0xb0>;
1758 dma-names = "rx", "tx";
1761 interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1762 dmas = <&audma0 0x8f>, <&audma1 0xb2>;
1763 dma-names = "rx", "tx";
1766 interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1767 dmas = <&audma0 0x91>, <&audma1 0xb4>;
1768 dma-names = "rx", "tx";
1771 interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1772 dmas = <&audma0 0x93>, <&audma1 0xb6>;
1773 dma-names = "rx", "tx";
1776 interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1777 dmas = <&audma0 0x95>, <&audma1 0xb8>;
1778 dma-names = "rx", "tx";
1781 interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>;
1782 dmas = <&audma0 0x97>, <&audma1 0xba>;
1783 dma-names = "rx", "tx";
1789 interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
1790 dmas = <&audma0 0x01>, <&audma1 0x02>, <&audma0 0x15>, <&audma1 0x16>;
1791 dma-names = "rx", "tx", "rxu", "txu";
1794 interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
1795 dmas = <&audma0 0x03>, <&audma1 0x04>, <&audma0 0x49>, <&audma1 0x4a>;
1796 dma-names = "rx", "tx", "rxu", "txu";
1799 interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>;
1800 dmas = <&audma0 0x05>, <&audma1 0x06>, <&audma0 0x63>, <&audma1 0x64>;
1801 dma-names = "rx", "tx", "rxu", "txu";
1804 interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
1805 dmas = <&audma0 0x07>, <&audma1 0x08>, <&audma0 0x6f>, <&audma1 0x70>;
1806 dma-names = "rx", "tx", "rxu", "txu";
1809 interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>;
1810 dmas = <&audma0 0x09>, <&audma1 0x0a>, <&audma0 0x71>, <&audma1 0x72>;
1811 dma-names = "rx", "tx", "rxu", "txu";
1814 interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
1815 dmas = <&audma0 0x0b>, <&audma1 0x0c>, <&audma0 0x73>, <&audma1 0x74>;
1816 dma-names = "rx", "tx", "rxu", "txu";
1819 interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>;
1820 dmas = <&audma0 0x0d>, <&audma1 0x0e>, <&audma0 0x75>, <&audma1 0x76>;
1821 dma-names = "rx", "tx", "rxu", "txu";
1824 interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>;
1825 dmas = <&audma0 0x0f>, <&audma1 0x10>, <&audma0 0x79>, <&audma1 0x7a>;
1826 dma-names = "rx", "tx", "rxu", "txu";
1829 interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>;
1830 dmas = <&audma0 0x11>, <&audma1 0x12>, <&audma0 0x7b>, <&audma1 0x7c>;
1831 dma-names = "rx", "tx", "rxu", "txu";
1834 interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
1835 dmas = <&audma0 0x13>, <&audma1 0x14>, <&audma0 0x7d>, <&audma1 0x7e>;
1836 dma-names = "rx", "tx", "rxu", "txu";
1841 ipmmu_sy0: mmu@e6280000 {
1842 compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1843 reg = <0 0xe6280000 0 0x1000>;
1844 interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>,
1845 <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
1847 status = "disabled";
1850 ipmmu_sy1: mmu@e6290000 {
1851 compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1852 reg = <0 0xe6290000 0 0x1000>;
1853 interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
1855 status = "disabled";
1858 ipmmu_ds: mmu@e6740000 {
1859 compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1860 reg = <0 0xe6740000 0 0x1000>;
1861 interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>,
1862 <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
1864 status = "disabled";
1867 ipmmu_mp: mmu@ec680000 {
1868 compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1869 reg = <0 0xec680000 0 0x1000>;
1870 interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
1872 status = "disabled";
1875 ipmmu_mx: mmu@fe951000 {
1876 compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1877 reg = <0 0xfe951000 0 0x1000>;
1878 interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>,
1879 <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;
1881 status = "disabled";
1884 ipmmu_rt: mmu@ffc80000 {
1885 compatible = "renesas,ipmmu-r8a7790", "renesas,ipmmu-vmsa";
1886 reg = <0 0xffc80000 0 0x1000>;
1887 interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>;
1889 status = "disabled";