arch/arc/boot/dts/axc001.dtsi

   1 /*
   2  * Copyright (C) 2013-15 Synopsys, Inc. (www.synopsys.com)
   3  *
   4  * This program is free software; you can redistribute it and/or modify
   5  * it under the terms of the GNU General Public License version 2 as
   6  * published by the Free Software Foundation.
   7  */
   8
   9 /*
  10  * Device tree for AXC001 770D/EM6/AS221 CPU card
  11  * Note that this file only supports the 770D CPU
  12  */
  13
  14 /include/ "skeleton.dtsi"
  15
  16 / {
  17         compatible = "snps,arc";
  18         #address-cells = <2>;
  19         #size-cells = <2>;
  20
  21         cpu_card {
  22                 compatible = "simple-bus";
  23                 #address-cells = <1>;
  24                 #size-cells = <1>;
  25
  26                 ranges = <0x00000000 0x0 0xf0000000 0x10000000>;
  27
  28                 core_clk: core_clk {
  29                         #clock-cells = <0>;
  30                         compatible = "fixed-clock";
  31                         clock-frequency = <750000000>;
  32                 };
  33
  34                 core_intc: arc700-intc@cpu {
  35                         compatible = "snps,arc700-intc";
  36                         interrupt-controller;
  37                         #interrupt-cells = <1>;
  38                 };
  39
  40                 /*
  41                  * this GPIO block ORs all interrupts on CPU card (creg,..)
  42                  * to uplink only 1 IRQ to ARC core intc
  43                  */
  44                 dw-apb-gpio@0x2000 {
  45                         compatible = "snps,dw-apb-gpio";
  46                         reg = < 0x2000 0x80 >;
  47                         #address-cells = <1>;
  48                         #size-cells = <0>;
  49
  50                         ictl_intc: gpio-controller@0 {
  51                                 compatible = "snps,dw-apb-gpio-port";
  52                                 gpio-controller;
  53                                 #gpio-cells = <2>;
  54                                 snps,nr-gpios = <30>;
  55                                 reg = <0>;
  56                                 interrupt-controller;
  57                                 #interrupt-cells = <2>;
  58                                 interrupt-parent = <&core_intc>;
  59                                 interrupts = <15>;
  60                         };
  61                 };
  62
  63                 debug_uart: dw-apb-uart@0x5000 {
  64                         compatible = "snps,dw-apb-uart";
  65                         reg = <0x5000 0x100>;
  66                         clock-frequency = <33333000>;
  67                         interrupt-parent = <&ictl_intc>;
  68                         interrupts = <19 4>;
  69                         baud = <115200>;
  70                         reg-shift = <2>;
  71                         reg-io-width = <4>;
  72                 };
  73
  74                 arcpct0: pct {
  75                         compatible = "snps,arc700-pct";
  76                 };
  77         };
  78
  79         /*
  80          * This INTC is actually connected to DW APB GPIO
  81          * which acts as a wire between MB INTC and CPU INTC.
  82          * GPIO INTC is configured in platform init code
  83          * and here we mimic direct connection from MB INTC to
  84          * CPU INTC, thus we set "interrupts = <7>" instead of
  85          * "interrupts = <12>"
  86          *
  87          * This intc actually resides on MB, but we move it here to
  88          * avoid duplicating the MB dtsi file given that IRQ from
  89          * this intc to cpu intc are different for axs101 and axs103
  90          */
  91         mb_intc: dw-apb-ictl@0xe0012000 {
  92                 #interrupt-cells = <1>;
  93                 compatible = "snps,dw-apb-ictl";
  94                 reg = < 0x0 0xe0012000 0x0 0x200 >;
  95                 interrupt-controller;
  96                 interrupt-parent = <&core_intc>;
  97                 interrupts = < 7 >;
  98         };
  99
 100         memory {
 101                 device_type = "memory";
 102                 /* CONFIG_LINUX_RAM_BASE needs to match low mem start */
 103                 reg = <0x0 0x80000000 0x0 0x1b000000>;  /* (512 - 32) MiB */
 104         };
 105
 106         reserved-memory {
 107                 #address-cells = <2>;
 108                 #size-cells = <2>;
 109                 ranges;
 110                 /*
 111                  * We just move frame buffer area to the very end of
 112                  * available DDR. And even though in case of ARC770 there's
 113                  * no strict requirement for a frame-buffer to be in any
 114                  * particular location it allows us to use the same
 115                  * base board's DT node for ARC PGU as for ARc HS38.
 116                  */
 117                 frame_buffer: frame_buffer@9e000000 {
 118                         compatible = "shared-dma-pool";
 119                         reg = <0x0 0x9e000000 0x0 0x2000000>;
 120                         no-map;
 121                 };
 122         };
 123 };