MIPS: Fix FCSR Cause bit handling for correct SIGFPE issue