2 * Copyright (c) 2015 Linaro Ltd.
3 * Copyright (c) 2015 Hisilicon Limited.
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
13 #define DRV_NAME "hisi_sas_v1_hw"
15 /* global registers need init*/
16 #define DLVRY_QUEUE_ENABLE 0x0
17 #define IOST_BASE_ADDR_LO 0x8
18 #define IOST_BASE_ADDR_HI 0xc
19 #define ITCT_BASE_ADDR_LO 0x10
20 #define ITCT_BASE_ADDR_HI 0x14
21 #define BROKEN_MSG_ADDR_LO 0x18
22 #define BROKEN_MSG_ADDR_HI 0x1c
23 #define PHY_CONTEXT 0x20
24 #define PHY_STATE 0x24
25 #define PHY_PORT_NUM_MA 0x28
26 #define PORT_STATE 0x2c
27 #define PHY_CONN_RATE 0x30
28 #define HGC_TRANS_TASK_CNT_LIMIT 0x38
29 #define AXI_AHB_CLK_CFG 0x3c
30 #define HGC_SAS_TXFAIL_RETRY_CTRL 0x84
31 #define HGC_GET_ITV_TIME 0x90
32 #define DEVICE_MSG_WORK_MODE 0x94
33 #define I_T_NEXUS_LOSS_TIME 0xa0
34 #define BUS_INACTIVE_LIMIT_TIME 0xa8
35 #define REJECT_TO_OPEN_LIMIT_TIME 0xac
36 #define CFG_AGING_TIME 0xbc
37 #define CFG_AGING_TIME_ITCT_REL_OFF 0
38 #define CFG_AGING_TIME_ITCT_REL_MSK (0x1 << CFG_AGING_TIME_ITCT_REL_OFF)
39 #define HGC_DFX_CFG2 0xc0
40 #define FIS_LIST_BADDR_L 0xc4
41 #define CFG_1US_TIMER_TRSH 0xcc
42 #define CFG_SAS_CONFIG 0xd4
43 #define HGC_IOST_ECC_ADDR 0x140
44 #define HGC_IOST_ECC_ADDR_BAD_OFF 16
45 #define HGC_IOST_ECC_ADDR_BAD_MSK (0x3ff << HGC_IOST_ECC_ADDR_BAD_OFF)
46 #define HGC_DQ_ECC_ADDR 0x144
47 #define HGC_DQ_ECC_ADDR_BAD_OFF 16
48 #define HGC_DQ_ECC_ADDR_BAD_MSK (0xfff << HGC_DQ_ECC_ADDR_BAD_OFF)
49 #define HGC_INVLD_DQE_INFO 0x148
50 #define HGC_INVLD_DQE_INFO_DQ_OFF 0
51 #define HGC_INVLD_DQE_INFO_DQ_MSK (0xffff << HGC_INVLD_DQE_INFO_DQ_OFF)
52 #define HGC_INVLD_DQE_INFO_TYPE_OFF 16
53 #define HGC_INVLD_DQE_INFO_TYPE_MSK (0x1 << HGC_INVLD_DQE_INFO_TYPE_OFF)
54 #define HGC_INVLD_DQE_INFO_FORCE_OFF 17
55 #define HGC_INVLD_DQE_INFO_FORCE_MSK (0x1 << HGC_INVLD_DQE_INFO_FORCE_OFF)
56 #define HGC_INVLD_DQE_INFO_PHY_OFF 18
57 #define HGC_INVLD_DQE_INFO_PHY_MSK (0x1 << HGC_INVLD_DQE_INFO_PHY_OFF)
58 #define HGC_INVLD_DQE_INFO_ABORT_OFF 19
59 #define HGC_INVLD_DQE_INFO_ABORT_MSK (0x1 << HGC_INVLD_DQE_INFO_ABORT_OFF)
60 #define HGC_INVLD_DQE_INFO_IPTT_OF_OFF 20
61 #define HGC_INVLD_DQE_INFO_IPTT_OF_MSK (0x1 << HGC_INVLD_DQE_INFO_IPTT_OF_OFF)
62 #define HGC_INVLD_DQE_INFO_SSP_ERR_OFF 21
63 #define HGC_INVLD_DQE_INFO_SSP_ERR_MSK (0x1 << HGC_INVLD_DQE_INFO_SSP_ERR_OFF)
64 #define HGC_INVLD_DQE_INFO_OFL_OFF 22
65 #define HGC_INVLD_DQE_INFO_OFL_MSK (0x1 << HGC_INVLD_DQE_INFO_OFL_OFF)
66 #define HGC_ITCT_ECC_ADDR 0x150
67 #define HGC_ITCT_ECC_ADDR_BAD_OFF 16
68 #define HGC_ITCT_ECC_ADDR_BAD_MSK (0x3ff << HGC_ITCT_ECC_ADDR_BAD_OFF)
69 #define HGC_AXI_FIFO_ERR_INFO 0x154
70 #define INT_COAL_EN 0x1bc
71 #define OQ_INT_COAL_TIME 0x1c0
72 #define OQ_INT_COAL_CNT 0x1c4
73 #define ENT_INT_COAL_TIME 0x1c8
74 #define ENT_INT_COAL_CNT 0x1cc
75 #define OQ_INT_SRC 0x1d0
76 #define OQ_INT_SRC_MSK 0x1d4
77 #define ENT_INT_SRC1 0x1d8
78 #define ENT_INT_SRC2 0x1dc
79 #define ENT_INT_SRC2_DQ_CFG_ERR_OFF 25
80 #define ENT_INT_SRC2_DQ_CFG_ERR_MSK (0x1 << ENT_INT_SRC2_DQ_CFG_ERR_OFF)
81 #define ENT_INT_SRC2_CQ_CFG_ERR_OFF 27
82 #define ENT_INT_SRC2_CQ_CFG_ERR_MSK (0x1 << ENT_INT_SRC2_CQ_CFG_ERR_OFF)
83 #define ENT_INT_SRC2_AXI_WRONG_INT_OFF 28
84 #define ENT_INT_SRC2_AXI_WRONG_INT_MSK (0x1 << ENT_INT_SRC2_AXI_WRONG_INT_OFF)
85 #define ENT_INT_SRC2_AXI_OVERLF_INT_OFF 29
86 #define ENT_INT_SRC2_AXI_OVERLF_INT_MSK (0x1 << ENT_INT_SRC2_AXI_OVERLF_INT_OFF)
87 #define ENT_INT_SRC_MSK1 0x1e0
88 #define ENT_INT_SRC_MSK2 0x1e4
89 #define SAS_ECC_INTR 0x1e8
90 #define SAS_ECC_INTR_DQ_ECC1B_OFF 0
91 #define SAS_ECC_INTR_DQ_ECC1B_MSK (0x1 << SAS_ECC_INTR_DQ_ECC1B_OFF)
92 #define SAS_ECC_INTR_DQ_ECCBAD_OFF 1
93 #define SAS_ECC_INTR_DQ_ECCBAD_MSK (0x1 << SAS_ECC_INTR_DQ_ECCBAD_OFF)
94 #define SAS_ECC_INTR_IOST_ECC1B_OFF 2
95 #define SAS_ECC_INTR_IOST_ECC1B_MSK (0x1 << SAS_ECC_INTR_IOST_ECC1B_OFF)
96 #define SAS_ECC_INTR_IOST_ECCBAD_OFF 3
97 #define SAS_ECC_INTR_IOST_ECCBAD_MSK (0x1 << SAS_ECC_INTR_IOST_ECCBAD_OFF)
98 #define SAS_ECC_INTR_ITCT_ECC1B_OFF 4
99 #define SAS_ECC_INTR_ITCT_ECC1B_MSK (0x1 << SAS_ECC_INTR_ITCT_ECC1B_OFF)
100 #define SAS_ECC_INTR_ITCT_ECCBAD_OFF 5
101 #define SAS_ECC_INTR_ITCT_ECCBAD_MSK (0x1 << SAS_ECC_INTR_ITCT_ECCBAD_OFF)
102 #define SAS_ECC_INTR_MSK 0x1ec
103 #define HGC_ERR_STAT_EN 0x238
104 #define DLVRY_Q_0_BASE_ADDR_LO 0x260
105 #define DLVRY_Q_0_BASE_ADDR_HI 0x264
106 #define DLVRY_Q_0_DEPTH 0x268
107 #define DLVRY_Q_0_WR_PTR 0x26c
108 #define DLVRY_Q_0_RD_PTR 0x270
109 #define COMPL_Q_0_BASE_ADDR_LO 0x4e0
110 #define COMPL_Q_0_BASE_ADDR_HI 0x4e4
111 #define COMPL_Q_0_DEPTH 0x4e8
112 #define COMPL_Q_0_WR_PTR 0x4ec
113 #define COMPL_Q_0_RD_PTR 0x4f0
114 #define HGC_ECC_ERR 0x7d0
116 /* phy registers need init */
117 #define PORT_BASE (0x800)
119 #define PHY_CFG (PORT_BASE + 0x0)
120 #define PHY_CFG_ENA_OFF 0
121 #define PHY_CFG_ENA_MSK (0x1 << PHY_CFG_ENA_OFF)
122 #define PHY_CFG_DC_OPT_OFF 2
123 #define PHY_CFG_DC_OPT_MSK (0x1 << PHY_CFG_DC_OPT_OFF)
124 #define PROG_PHY_LINK_RATE (PORT_BASE + 0xc)
125 #define PROG_PHY_LINK_RATE_MAX_OFF 0
126 #define PROG_PHY_LINK_RATE_MAX_MSK (0xf << PROG_PHY_LINK_RATE_MAX_OFF)
127 #define PROG_PHY_LINK_RATE_MIN_OFF 4
128 #define PROG_PHY_LINK_RATE_MIN_MSK (0xf << PROG_PHY_LINK_RATE_MIN_OFF)
129 #define PROG_PHY_LINK_RATE_OOB_OFF 8
130 #define PROG_PHY_LINK_RATE_OOB_MSK (0xf << PROG_PHY_LINK_RATE_OOB_OFF)
131 #define PHY_CTRL (PORT_BASE + 0x14)
132 #define PHY_CTRL_RESET_OFF 0
133 #define PHY_CTRL_RESET_MSK (0x1 << PHY_CTRL_RESET_OFF)
134 #define PHY_RATE_NEGO (PORT_BASE + 0x30)
135 #define PHY_PCN (PORT_BASE + 0x44)
136 #define SL_TOUT_CFG (PORT_BASE + 0x8c)
137 #define SL_CONTROL (PORT_BASE + 0x94)
138 #define SL_CONTROL_NOTIFY_EN_OFF 0
139 #define SL_CONTROL_NOTIFY_EN_MSK (0x1 << SL_CONTROL_NOTIFY_EN_OFF)
140 #define TX_ID_DWORD0 (PORT_BASE + 0x9c)
141 #define TX_ID_DWORD1 (PORT_BASE + 0xa0)
142 #define TX_ID_DWORD2 (PORT_BASE + 0xa4)
143 #define TX_ID_DWORD3 (PORT_BASE + 0xa8)
144 #define TX_ID_DWORD4 (PORT_BASE + 0xaC)
145 #define TX_ID_DWORD5 (PORT_BASE + 0xb0)
146 #define TX_ID_DWORD6 (PORT_BASE + 0xb4)
147 #define RX_IDAF_DWORD0 (PORT_BASE + 0xc4)
148 #define RX_IDAF_DWORD1 (PORT_BASE + 0xc8)
149 #define RX_IDAF_DWORD2 (PORT_BASE + 0xcc)
150 #define RX_IDAF_DWORD3 (PORT_BASE + 0xd0)
151 #define RX_IDAF_DWORD4 (PORT_BASE + 0xd4)
152 #define RX_IDAF_DWORD5 (PORT_BASE + 0xd8)
153 #define RX_IDAF_DWORD6 (PORT_BASE + 0xdc)
154 #define RXOP_CHECK_CFG_H (PORT_BASE + 0xfc)
155 #define DONE_RECEIVED_TIME (PORT_BASE + 0x12c)
156 #define CON_CFG_DRIVER (PORT_BASE + 0x130)
157 #define PHY_CONFIG2 (PORT_BASE + 0x1a8)
158 #define PHY_CONFIG2_FORCE_TXDEEMPH_OFF 3
159 #define PHY_CONFIG2_FORCE_TXDEEMPH_MSK (0x1 << PHY_CONFIG2_FORCE_TXDEEMPH_OFF)
160 #define PHY_CONFIG2_TX_TRAIN_COMP_OFF 24
161 #define PHY_CONFIG2_TX_TRAIN_COMP_MSK (0x1 << PHY_CONFIG2_TX_TRAIN_COMP_OFF)
162 #define CHL_INT0 (PORT_BASE + 0x1b0)
163 #define CHL_INT0_PHYCTRL_NOTRDY_OFF 0
164 #define CHL_INT0_PHYCTRL_NOTRDY_MSK (0x1 << CHL_INT0_PHYCTRL_NOTRDY_OFF)
165 #define CHL_INT0_SN_FAIL_NGR_OFF 2
166 #define CHL_INT0_SN_FAIL_NGR_MSK (0x1 << CHL_INT0_SN_FAIL_NGR_OFF)
167 #define CHL_INT0_DWS_LOST_OFF 4
168 #define CHL_INT0_DWS_LOST_MSK (0x1 << CHL_INT0_DWS_LOST_OFF)
169 #define CHL_INT0_SL_IDAF_FAIL_OFF 10
170 #define CHL_INT0_SL_IDAF_FAIL_MSK (0x1 << CHL_INT0_SL_IDAF_FAIL_OFF)
171 #define CHL_INT0_ID_TIMEOUT_OFF 11
172 #define CHL_INT0_ID_TIMEOUT_MSK (0x1 << CHL_INT0_ID_TIMEOUT_OFF)
173 #define CHL_INT0_SL_OPAF_FAIL_OFF 12
174 #define CHL_INT0_SL_OPAF_FAIL_MSK (0x1 << CHL_INT0_SL_OPAF_FAIL_OFF)
175 #define CHL_INT0_SL_PS_FAIL_OFF 21
176 #define CHL_INT0_SL_PS_FAIL_MSK (0x1 << CHL_INT0_SL_PS_FAIL_OFF)
177 #define CHL_INT1 (PORT_BASE + 0x1b4)
178 #define CHL_INT2 (PORT_BASE + 0x1b8)
179 #define CHL_INT2_SL_RX_BC_ACK_OFF 2
180 #define CHL_INT2_SL_RX_BC_ACK_MSK (0x1 << CHL_INT2_SL_RX_BC_ACK_OFF)
181 #define CHL_INT2_SL_PHY_ENA_OFF 6
182 #define CHL_INT2_SL_PHY_ENA_MSK (0x1 << CHL_INT2_SL_PHY_ENA_OFF)
183 #define CHL_INT0_MSK (PORT_BASE + 0x1bc)
184 #define CHL_INT0_MSK_PHYCTRL_NOTRDY_OFF 0
185 #define CHL_INT0_MSK_PHYCTRL_NOTRDY_MSK (0x1 << CHL_INT0_MSK_PHYCTRL_NOTRDY_OFF)
186 #define CHL_INT1_MSK (PORT_BASE + 0x1c0)
187 #define CHL_INT2_MSK (PORT_BASE + 0x1c4)
188 #define CHL_INT_COAL_EN (PORT_BASE + 0x1d0)
189 #define DMA_TX_STATUS (PORT_BASE + 0x2d0)
190 #define DMA_TX_STATUS_BUSY_OFF 0
191 #define DMA_TX_STATUS_BUSY_MSK (0x1 << DMA_TX_STATUS_BUSY_OFF)
192 #define DMA_RX_STATUS (PORT_BASE + 0x2e8)
193 #define DMA_RX_STATUS_BUSY_OFF 0
194 #define DMA_RX_STATUS_BUSY_MSK (0x1 << DMA_RX_STATUS_BUSY_OFF)
196 #define AXI_CFG 0x5100
197 #define RESET_VALUE 0x7ffff
199 /* HW dma structures */
200 /* Delivery queue header */
202 #define CMD_HDR_RESP_REPORT_OFF 5
203 #define CMD_HDR_RESP_REPORT_MSK 0x20
204 #define CMD_HDR_TLR_CTRL_OFF 6
205 #define CMD_HDR_TLR_CTRL_MSK 0xc0
206 #define CMD_HDR_PORT_OFF 17
207 #define CMD_HDR_PORT_MSK 0xe0000
208 #define CMD_HDR_PRIORITY_OFF 27
209 #define CMD_HDR_PRIORITY_MSK 0x8000000
210 #define CMD_HDR_MODE_OFF 28
211 #define CMD_HDR_MODE_MSK 0x10000000
212 #define CMD_HDR_CMD_OFF 29
213 #define CMD_HDR_CMD_MSK 0xe0000000
215 #define CMD_HDR_VERIFY_DTL_OFF 10
216 #define CMD_HDR_VERIFY_DTL_MSK 0x400
217 #define CMD_HDR_SSP_FRAME_TYPE_OFF 13
218 #define CMD_HDR_SSP_FRAME_TYPE_MSK 0xe000
219 #define CMD_HDR_DEVICE_ID_OFF 16
220 #define CMD_HDR_DEVICE_ID_MSK 0xffff0000
222 #define CMD_HDR_CFL_OFF 0
223 #define CMD_HDR_CFL_MSK 0x1ff
224 #define CMD_HDR_MRFL_OFF 15
225 #define CMD_HDR_MRFL_MSK 0xff8000
226 #define CMD_HDR_FIRST_BURST_OFF 25
227 #define CMD_HDR_FIRST_BURST_MSK 0x2000000
229 #define CMD_HDR_IPTT_OFF 0
230 #define CMD_HDR_IPTT_MSK 0xffff
232 #define CMD_HDR_DATA_SGL_LEN_OFF 16
233 #define CMD_HDR_DATA_SGL_LEN_MSK 0xffff0000
235 /* Completion header */
236 #define CMPLT_HDR_IPTT_OFF 0
237 #define CMPLT_HDR_IPTT_MSK (0xffff << CMPLT_HDR_IPTT_OFF)
238 #define CMPLT_HDR_CMD_CMPLT_OFF 17
239 #define CMPLT_HDR_CMD_CMPLT_MSK (0x1 << CMPLT_HDR_CMD_CMPLT_OFF)
240 #define CMPLT_HDR_ERR_RCRD_XFRD_OFF 18
241 #define CMPLT_HDR_ERR_RCRD_XFRD_MSK (0x1 << CMPLT_HDR_ERR_RCRD_XFRD_OFF)
242 #define CMPLT_HDR_RSPNS_XFRD_OFF 19
243 #define CMPLT_HDR_RSPNS_XFRD_MSK (0x1 << CMPLT_HDR_RSPNS_XFRD_OFF)
244 #define CMPLT_HDR_IO_CFG_ERR_OFF 27
245 #define CMPLT_HDR_IO_CFG_ERR_MSK (0x1 << CMPLT_HDR_IO_CFG_ERR_OFF)
249 #define ITCT_HDR_DEV_TYPE_OFF 0
250 #define ITCT_HDR_DEV_TYPE_MSK (0x3ULL << ITCT_HDR_DEV_TYPE_OFF)
251 #define ITCT_HDR_VALID_OFF 2
252 #define ITCT_HDR_VALID_MSK (0x1ULL << ITCT_HDR_VALID_OFF)
253 #define ITCT_HDR_AWT_CONTROL_OFF 4
254 #define ITCT_HDR_AWT_CONTROL_MSK (0x1ULL << ITCT_HDR_AWT_CONTROL_OFF)
255 #define ITCT_HDR_MAX_CONN_RATE_OFF 5
256 #define ITCT_HDR_MAX_CONN_RATE_MSK (0xfULL << ITCT_HDR_MAX_CONN_RATE_OFF)
257 #define ITCT_HDR_VALID_LINK_NUM_OFF 9
258 #define ITCT_HDR_VALID_LINK_NUM_MSK (0xfULL << ITCT_HDR_VALID_LINK_NUM_OFF)
259 #define ITCT_HDR_PORT_ID_OFF 13
260 #define ITCT_HDR_PORT_ID_MSK (0x7ULL << ITCT_HDR_PORT_ID_OFF)
261 #define ITCT_HDR_SMP_TIMEOUT_OFF 16
262 #define ITCT_HDR_SMP_TIMEOUT_MSK (0xffffULL << ITCT_HDR_SMP_TIMEOUT_OFF)
264 #define ITCT_HDR_MAX_SAS_ADDR_OFF 0
265 #define ITCT_HDR_MAX_SAS_ADDR_MSK (0xffffffffffffffff << \
266 ITCT_HDR_MAX_SAS_ADDR_OFF)
268 #define ITCT_HDR_IT_NEXUS_LOSS_TL_OFF 0
269 #define ITCT_HDR_IT_NEXUS_LOSS_TL_MSK (0xffffULL << \
270 ITCT_HDR_IT_NEXUS_LOSS_TL_OFF)
271 #define ITCT_HDR_BUS_INACTIVE_TL_OFF 16
272 #define ITCT_HDR_BUS_INACTIVE_TL_MSK (0xffffULL << \
273 ITCT_HDR_BUS_INACTIVE_TL_OFF)
274 #define ITCT_HDR_MAX_CONN_TL_OFF 32
275 #define ITCT_HDR_MAX_CONN_TL_MSK (0xffffULL << \
276 ITCT_HDR_MAX_CONN_TL_OFF)
277 #define ITCT_HDR_REJ_OPEN_TL_OFF 48
278 #define ITCT_HDR_REJ_OPEN_TL_MSK (0xffffULL << \
279 ITCT_HDR_REJ_OPEN_TL_OFF)
281 /* Err record header */
282 #define ERR_HDR_DMA_TX_ERR_TYPE_OFF 0
283 #define ERR_HDR_DMA_TX_ERR_TYPE_MSK (0xffff << ERR_HDR_DMA_TX_ERR_TYPE_OFF)
284 #define ERR_HDR_DMA_RX_ERR_TYPE_OFF 16
285 #define ERR_HDR_DMA_RX_ERR_TYPE_MSK (0xffff << ERR_HDR_DMA_RX_ERR_TYPE_OFF)
287 struct hisi_sas_complete_v1_hdr {
291 struct hisi_sas_err_record_v1 {
296 __le32 trans_tx_fail_type;
299 __le32 trans_rx_fail_type;
306 HISI_SAS_PHY_BCAST_ACK = 0,
307 HISI_SAS_PHY_SL_PHY_ENABLED,
308 HISI_SAS_PHY_INT_ABNORMAL,
313 DMA_TX_ERR_BASE = 0x0,
314 DMA_RX_ERR_BASE = 0x100,
315 TRANS_TX_FAIL_BASE = 0x200,
316 TRANS_RX_FAIL_BASE = 0x300,
319 DMA_TX_DIF_CRC_ERR = DMA_TX_ERR_BASE, /* 0x0 */
320 DMA_TX_DIF_APP_ERR, /* 0x1 */
321 DMA_TX_DIF_RPP_ERR, /* 0x2 */
322 DMA_TX_AXI_BUS_ERR, /* 0x3 */
323 DMA_TX_DATA_SGL_OVERFLOW_ERR, /* 0x4 */
324 DMA_TX_DIF_SGL_OVERFLOW_ERR, /* 0x5 */
325 DMA_TX_UNEXP_XFER_RDY_ERR, /* 0x6 */
326 DMA_TX_XFER_RDY_OFFSET_ERR, /* 0x7 */
327 DMA_TX_DATA_UNDERFLOW_ERR, /* 0x8 */
328 DMA_TX_XFER_RDY_LENGTH_OVERFLOW_ERR, /* 0x9 */
331 DMA_RX_BUFFER_ECC_ERR = DMA_RX_ERR_BASE, /* 0x100 */
332 DMA_RX_DIF_CRC_ERR, /* 0x101 */
333 DMA_RX_DIF_APP_ERR, /* 0x102 */
334 DMA_RX_DIF_RPP_ERR, /* 0x103 */
335 DMA_RX_RESP_BUFFER_OVERFLOW_ERR, /* 0x104 */
336 DMA_RX_AXI_BUS_ERR, /* 0x105 */
337 DMA_RX_DATA_SGL_OVERFLOW_ERR, /* 0x106 */
338 DMA_RX_DIF_SGL_OVERFLOW_ERR, /* 0x107 */
339 DMA_RX_DATA_OFFSET_ERR, /* 0x108 */
340 DMA_RX_UNEXP_RX_DATA_ERR, /* 0x109 */
341 DMA_RX_DATA_OVERFLOW_ERR, /* 0x10a */
342 DMA_RX_DATA_UNDERFLOW_ERR, /* 0x10b */
343 DMA_RX_UNEXP_RETRANS_RESP_ERR, /* 0x10c */
346 TRANS_TX_RSVD0_ERR = TRANS_TX_FAIL_BASE, /* 0x200 */
347 TRANS_TX_PHY_NOT_ENABLE_ERR, /* 0x201 */
348 TRANS_TX_OPEN_REJCT_WRONG_DEST_ERR, /* 0x202 */
349 TRANS_TX_OPEN_REJCT_ZONE_VIOLATION_ERR, /* 0x203 */
350 TRANS_TX_OPEN_REJCT_BY_OTHER_ERR, /* 0x204 */
351 TRANS_TX_RSVD1_ERR, /* 0x205 */
352 TRANS_TX_OPEN_REJCT_AIP_TIMEOUT_ERR, /* 0x206 */
353 TRANS_TX_OPEN_REJCT_STP_BUSY_ERR, /* 0x207 */
354 TRANS_TX_OPEN_REJCT_PROTOCOL_NOT_SUPPORT_ERR, /* 0x208 */
355 TRANS_TX_OPEN_REJCT_RATE_NOT_SUPPORT_ERR, /* 0x209 */
356 TRANS_TX_OPEN_REJCT_BAD_DEST_ERR, /* 0x20a */
357 TRANS_TX_OPEN_BREAK_RECEIVE_ERR, /* 0x20b */
358 TRANS_TX_LOW_PHY_POWER_ERR, /* 0x20c */
359 TRANS_TX_OPEN_REJCT_PATHWAY_BLOCKED_ERR, /* 0x20d */
360 TRANS_TX_OPEN_TIMEOUT_ERR, /* 0x20e */
361 TRANS_TX_OPEN_REJCT_NO_DEST_ERR, /* 0x20f */
362 TRANS_TX_OPEN_RETRY_ERR, /* 0x210 */
363 TRANS_TX_RSVD2_ERR, /* 0x211 */
364 TRANS_TX_BREAK_TIMEOUT_ERR, /* 0x212 */
365 TRANS_TX_BREAK_REQUEST_ERR, /* 0x213 */
366 TRANS_TX_BREAK_RECEIVE_ERR, /* 0x214 */
367 TRANS_TX_CLOSE_TIMEOUT_ERR, /* 0x215 */
368 TRANS_TX_CLOSE_NORMAL_ERR, /* 0x216 */
369 TRANS_TX_CLOSE_PHYRESET_ERR, /* 0x217 */
370 TRANS_TX_WITH_CLOSE_DWS_TIMEOUT_ERR, /* 0x218 */
371 TRANS_TX_WITH_CLOSE_COMINIT_ERR, /* 0x219 */
372 TRANS_TX_NAK_RECEIVE_ERR, /* 0x21a */
373 TRANS_TX_ACK_NAK_TIMEOUT_ERR, /* 0x21b */
374 TRANS_TX_CREDIT_TIMEOUT_ERR, /* 0x21c */
375 TRANS_TX_IPTT_CONFLICT_ERR, /* 0x21d */
376 TRANS_TX_TXFRM_TYPE_ERR, /* 0x21e */
377 TRANS_TX_TXSMP_LENGTH_ERR, /* 0x21f */
380 TRANS_RX_FRAME_CRC_ERR = TRANS_RX_FAIL_BASE, /* 0x300 */
381 TRANS_RX_FRAME_DONE_ERR, /* 0x301 */
382 TRANS_RX_FRAME_ERRPRM_ERR, /* 0x302 */
383 TRANS_RX_FRAME_NO_CREDIT_ERR, /* 0x303 */
384 TRANS_RX_RSVD0_ERR, /* 0x304 */
385 TRANS_RX_FRAME_OVERRUN_ERR, /* 0x305 */
386 TRANS_RX_FRAME_NO_EOF_ERR, /* 0x306 */
387 TRANS_RX_LINK_BUF_OVERRUN_ERR, /* 0x307 */
388 TRANS_RX_BREAK_TIMEOUT_ERR, /* 0x308 */
389 TRANS_RX_BREAK_REQUEST_ERR, /* 0x309 */
390 TRANS_RX_BREAK_RECEIVE_ERR, /* 0x30a */
391 TRANS_RX_CLOSE_TIMEOUT_ERR, /* 0x30b */
392 TRANS_RX_CLOSE_NORMAL_ERR, /* 0x30c */
393 TRANS_RX_CLOSE_PHYRESET_ERR, /* 0x30d */
394 TRANS_RX_WITH_CLOSE_DWS_TIMEOUT_ERR, /* 0x30e */
395 TRANS_RX_WITH_CLOSE_COMINIT_ERR, /* 0x30f */
396 TRANS_RX_DATA_LENGTH0_ERR, /* 0x310 */
397 TRANS_RX_BAD_HASH_ERR, /* 0x311 */
398 TRANS_RX_XRDY_ZERO_ERR, /* 0x312 */
399 TRANS_RX_SSP_FRAME_LEN_ERR, /* 0x313 */
400 TRANS_RX_TRANS_RX_RSVD1_ERR, /* 0x314 */
401 TRANS_RX_NO_BALANCE_ERR, /* 0x315 */
402 TRANS_RX_TRANS_RX_RSVD2_ERR, /* 0x316 */
403 TRANS_RX_TRANS_RX_RSVD3_ERR, /* 0x317 */
404 TRANS_RX_BAD_FRAME_TYPE_ERR, /* 0x318 */
405 TRANS_RX_SMP_FRAME_LEN_ERR, /* 0x319 */
406 TRANS_RX_SMP_RESP_TIMEOUT_ERR, /* 0x31a */
409 #define HISI_SAS_COMMAND_ENTRIES_V1_HW 8192
411 #define HISI_SAS_PHY_MAX_INT_NR (HISI_SAS_PHY_INT_NR * HISI_SAS_MAX_PHYS)
412 #define HISI_SAS_CQ_MAX_INT_NR (HISI_SAS_MAX_QUEUES)
413 #define HISI_SAS_FATAL_INT_NR (2)
415 #define HISI_SAS_MAX_INT_NR \
416 (HISI_SAS_PHY_MAX_INT_NR + HISI_SAS_CQ_MAX_INT_NR +\
417 HISI_SAS_FATAL_INT_NR)
419 static u32 hisi_sas_read32(struct hisi_hba *hisi_hba, u32 off)
421 void __iomem *regs = hisi_hba->regs + off;
426 static u32 hisi_sas_read32_relaxed(struct hisi_hba *hisi_hba, u32 off)
428 void __iomem *regs = hisi_hba->regs + off;
430 return readl_relaxed(regs);
433 static void hisi_sas_write32(struct hisi_hba *hisi_hba,
436 void __iomem *regs = hisi_hba->regs + off;
441 static void hisi_sas_phy_write32(struct hisi_hba *hisi_hba,
442 int phy_no, u32 off, u32 val)
444 void __iomem *regs = hisi_hba->regs + (0x400 * phy_no) + off;
449 static u32 hisi_sas_phy_read32(struct hisi_hba *hisi_hba,
452 void __iomem *regs = hisi_hba->regs + (0x400 * phy_no) + off;
457 static void config_phy_opt_mode_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
459 u32 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CFG);
461 cfg &= ~PHY_CFG_DC_OPT_MSK;
462 cfg |= 1 << PHY_CFG_DC_OPT_OFF;
463 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CFG, cfg);
466 static void config_tx_tfe_autoneg_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
468 u32 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CONFIG2);
470 cfg &= ~PHY_CONFIG2_FORCE_TXDEEMPH_MSK;
471 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CONFIG2, cfg);
474 static void config_id_frame_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
476 struct sas_identify_frame identify_frame;
477 u32 *identify_buffer;
479 memset(&identify_frame, 0, sizeof(identify_frame));
480 identify_frame.dev_type = SAS_END_DEVICE;
481 identify_frame.frame_type = 0;
482 identify_frame._un1 = 1;
483 identify_frame.initiator_bits = SAS_PROTOCOL_ALL;
484 identify_frame.target_bits = SAS_PROTOCOL_NONE;
485 memcpy(&identify_frame._un4_11[0], hisi_hba->sas_addr, SAS_ADDR_SIZE);
486 memcpy(&identify_frame.sas_addr[0], hisi_hba->sas_addr, SAS_ADDR_SIZE);
487 identify_frame.phy_id = phy_no;
488 identify_buffer = (u32 *)(&identify_frame);
490 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD0,
491 __swab32(identify_buffer[0]));
492 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD1,
494 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD2,
496 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD3,
498 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD4,
500 hisi_sas_phy_write32(hisi_hba, phy_no, TX_ID_DWORD5,
501 __swab32(identify_buffer[5]));
504 static void init_id_frame_v1_hw(struct hisi_hba *hisi_hba)
508 for (i = 0; i < hisi_hba->n_phy; i++)
509 config_id_frame_v1_hw(hisi_hba, i);
512 static void setup_itct_v1_hw(struct hisi_hba *hisi_hba,
513 struct hisi_sas_device *sas_dev)
515 struct domain_device *device = sas_dev->sas_device;
516 struct device *dev = &hisi_hba->pdev->dev;
517 u64 qw0, device_id = sas_dev->device_id;
518 struct hisi_sas_itct *itct = &hisi_hba->itct[device_id];
520 memset(itct, 0, sizeof(*itct));
524 switch (sas_dev->dev_type) {
526 case SAS_EDGE_EXPANDER_DEVICE:
527 case SAS_FANOUT_EXPANDER_DEVICE:
528 qw0 = HISI_SAS_DEV_TYPE_SSP << ITCT_HDR_DEV_TYPE_OFF;
531 dev_warn(dev, "setup itct: unsupported dev type (%d)\n",
535 qw0 |= ((1 << ITCT_HDR_VALID_OFF) |
536 (1 << ITCT_HDR_AWT_CONTROL_OFF) |
537 (device->max_linkrate << ITCT_HDR_MAX_CONN_RATE_OFF) |
538 (1 << ITCT_HDR_VALID_LINK_NUM_OFF) |
539 (device->port->id << ITCT_HDR_PORT_ID_OFF));
540 itct->qw0 = cpu_to_le64(qw0);
543 memcpy(&itct->sas_addr, device->sas_addr, SAS_ADDR_SIZE);
544 itct->sas_addr = __swab64(itct->sas_addr);
547 itct->qw2 = cpu_to_le64((500ULL << ITCT_HDR_IT_NEXUS_LOSS_TL_OFF) |
548 (0xff00ULL << ITCT_HDR_BUS_INACTIVE_TL_OFF) |
549 (0xff00ULL << ITCT_HDR_MAX_CONN_TL_OFF) |
550 (0xff00ULL << ITCT_HDR_REJ_OPEN_TL_OFF));
553 static void free_device_v1_hw(struct hisi_hba *hisi_hba,
554 struct hisi_sas_device *sas_dev)
556 u64 dev_id = sas_dev->device_id;
557 struct hisi_sas_itct *itct = &hisi_hba->itct[dev_id];
559 u32 reg_val = hisi_sas_read32(hisi_hba, CFG_AGING_TIME);
561 reg_val |= CFG_AGING_TIME_ITCT_REL_MSK;
562 hisi_sas_write32(hisi_hba, CFG_AGING_TIME, reg_val);
566 reg_val = hisi_sas_read32(hisi_hba, CFG_AGING_TIME);
567 reg_val &= ~CFG_AGING_TIME_ITCT_REL_MSK;
568 hisi_sas_write32(hisi_hba, CFG_AGING_TIME, reg_val);
570 qw0 = cpu_to_le64(itct->qw0);
571 qw0 &= ~ITCT_HDR_VALID_MSK;
572 itct->qw0 = cpu_to_le64(qw0);
575 static int reset_hw_v1_hw(struct hisi_hba *hisi_hba)
578 unsigned long end_time;
580 struct device *dev = &hisi_hba->pdev->dev;
582 for (i = 0; i < hisi_hba->n_phy; i++) {
583 u32 phy_ctrl = hisi_sas_phy_read32(hisi_hba, i, PHY_CTRL);
585 phy_ctrl |= PHY_CTRL_RESET_MSK;
586 hisi_sas_phy_write32(hisi_hba, i, PHY_CTRL, phy_ctrl);
588 msleep(1); /* It is safe to wait for 50us */
590 /* Ensure DMA tx & rx idle */
591 for (i = 0; i < hisi_hba->n_phy; i++) {
592 u32 dma_tx_status, dma_rx_status;
594 end_time = jiffies + msecs_to_jiffies(1000);
597 dma_tx_status = hisi_sas_phy_read32(hisi_hba, i,
599 dma_rx_status = hisi_sas_phy_read32(hisi_hba, i,
602 if (!(dma_tx_status & DMA_TX_STATUS_BUSY_MSK) &&
603 !(dma_rx_status & DMA_RX_STATUS_BUSY_MSK))
607 if (time_after(jiffies, end_time))
612 /* Ensure axi bus idle */
613 end_time = jiffies + msecs_to_jiffies(1000);
616 hisi_sas_read32(hisi_hba, AXI_CFG);
622 if (time_after(jiffies, end_time))
626 if (ACPI_HANDLE(dev)) {
629 s = acpi_evaluate_object(ACPI_HANDLE(dev), "_RST", NULL, NULL);
630 if (ACPI_FAILURE(s)) {
631 dev_err(dev, "Reset failed\n");
634 } else if (hisi_hba->ctrl) {
635 /* Apply reset and disable clock */
636 /* clk disable reg is offset by +4 bytes from clk enable reg */
637 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_reset_reg,
639 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_clock_ena_reg + 4,
642 regmap_read(hisi_hba->ctrl, hisi_hba->ctrl_reset_sts_reg, &val);
643 if (RESET_VALUE != (val & RESET_VALUE)) {
644 dev_err(dev, "Reset failed\n");
648 /* De-reset and enable clock */
649 /* deassert rst reg is offset by +4 bytes from assert reg */
650 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_reset_reg + 4,
652 regmap_write(hisi_hba->ctrl, hisi_hba->ctrl_clock_ena_reg,
655 regmap_read(hisi_hba->ctrl, hisi_hba->ctrl_reset_sts_reg, &val);
656 if (val & RESET_VALUE) {
657 dev_err(dev, "De-reset failed\n");
661 dev_warn(dev, "no reset method\n");
666 static void init_reg_v1_hw(struct hisi_hba *hisi_hba)
670 /* Global registers init*/
671 hisi_sas_write32(hisi_hba, DLVRY_QUEUE_ENABLE,
672 (u32)((1ULL << hisi_hba->queue_count) - 1));
673 hisi_sas_write32(hisi_hba, HGC_TRANS_TASK_CNT_LIMIT, 0x11);
674 hisi_sas_write32(hisi_hba, DEVICE_MSG_WORK_MODE, 0x1);
675 hisi_sas_write32(hisi_hba, HGC_SAS_TXFAIL_RETRY_CTRL, 0x1ff);
676 hisi_sas_write32(hisi_hba, HGC_ERR_STAT_EN, 0x401);
677 hisi_sas_write32(hisi_hba, CFG_1US_TIMER_TRSH, 0x64);
678 hisi_sas_write32(hisi_hba, HGC_GET_ITV_TIME, 0x1);
679 hisi_sas_write32(hisi_hba, I_T_NEXUS_LOSS_TIME, 0x64);
680 hisi_sas_write32(hisi_hba, BUS_INACTIVE_LIMIT_TIME, 0x2710);
681 hisi_sas_write32(hisi_hba, REJECT_TO_OPEN_LIMIT_TIME, 0x1);
682 hisi_sas_write32(hisi_hba, CFG_AGING_TIME, 0x7a12);
683 hisi_sas_write32(hisi_hba, HGC_DFX_CFG2, 0x9c40);
684 hisi_sas_write32(hisi_hba, FIS_LIST_BADDR_L, 0x2);
685 hisi_sas_write32(hisi_hba, INT_COAL_EN, 0xc);
686 hisi_sas_write32(hisi_hba, OQ_INT_COAL_TIME, 0x186a0);
687 hisi_sas_write32(hisi_hba, OQ_INT_COAL_CNT, 1);
688 hisi_sas_write32(hisi_hba, ENT_INT_COAL_TIME, 0x1);
689 hisi_sas_write32(hisi_hba, ENT_INT_COAL_CNT, 0x1);
690 hisi_sas_write32(hisi_hba, OQ_INT_SRC, 0xffffffff);
691 hisi_sas_write32(hisi_hba, OQ_INT_SRC_MSK, 0);
692 hisi_sas_write32(hisi_hba, ENT_INT_SRC1, 0xffffffff);
693 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK1, 0);
694 hisi_sas_write32(hisi_hba, ENT_INT_SRC2, 0xffffffff);
695 hisi_sas_write32(hisi_hba, ENT_INT_SRC_MSK2, 0);
696 hisi_sas_write32(hisi_hba, SAS_ECC_INTR_MSK, 0);
697 hisi_sas_write32(hisi_hba, AXI_AHB_CLK_CFG, 0x2);
698 hisi_sas_write32(hisi_hba, CFG_SAS_CONFIG, 0x22000000);
700 for (i = 0; i < hisi_hba->n_phy; i++) {
701 hisi_sas_phy_write32(hisi_hba, i, PROG_PHY_LINK_RATE, 0x88a);
702 hisi_sas_phy_write32(hisi_hba, i, PHY_CONFIG2, 0x7c080);
703 hisi_sas_phy_write32(hisi_hba, i, PHY_RATE_NEGO, 0x415ee00);
704 hisi_sas_phy_write32(hisi_hba, i, PHY_PCN, 0x80a80000);
705 hisi_sas_phy_write32(hisi_hba, i, SL_TOUT_CFG, 0x7d7d7d7d);
706 hisi_sas_phy_write32(hisi_hba, i, DONE_RECEIVED_TIME, 0x0);
707 hisi_sas_phy_write32(hisi_hba, i, RXOP_CHECK_CFG_H, 0x1000);
708 hisi_sas_phy_write32(hisi_hba, i, DONE_RECEIVED_TIME, 0);
709 hisi_sas_phy_write32(hisi_hba, i, CON_CFG_DRIVER, 0x13f0a);
710 hisi_sas_phy_write32(hisi_hba, i, CHL_INT_COAL_EN, 3);
711 hisi_sas_phy_write32(hisi_hba, i, DONE_RECEIVED_TIME, 8);
714 for (i = 0; i < hisi_hba->queue_count; i++) {
716 hisi_sas_write32(hisi_hba,
717 DLVRY_Q_0_BASE_ADDR_HI + (i * 0x14),
718 upper_32_bits(hisi_hba->cmd_hdr_dma[i]));
720 hisi_sas_write32(hisi_hba,
721 DLVRY_Q_0_BASE_ADDR_LO + (i * 0x14),
722 lower_32_bits(hisi_hba->cmd_hdr_dma[i]));
724 hisi_sas_write32(hisi_hba,
725 DLVRY_Q_0_DEPTH + (i * 0x14),
726 HISI_SAS_QUEUE_SLOTS);
728 /* Completion queue */
729 hisi_sas_write32(hisi_hba,
730 COMPL_Q_0_BASE_ADDR_HI + (i * 0x14),
731 upper_32_bits(hisi_hba->complete_hdr_dma[i]));
733 hisi_sas_write32(hisi_hba,
734 COMPL_Q_0_BASE_ADDR_LO + (i * 0x14),
735 lower_32_bits(hisi_hba->complete_hdr_dma[i]));
737 hisi_sas_write32(hisi_hba, COMPL_Q_0_DEPTH + (i * 0x14),
738 HISI_SAS_QUEUE_SLOTS);
742 hisi_sas_write32(hisi_hba, ITCT_BASE_ADDR_LO,
743 lower_32_bits(hisi_hba->itct_dma));
745 hisi_sas_write32(hisi_hba, ITCT_BASE_ADDR_HI,
746 upper_32_bits(hisi_hba->itct_dma));
749 hisi_sas_write32(hisi_hba, IOST_BASE_ADDR_LO,
750 lower_32_bits(hisi_hba->iost_dma));
752 hisi_sas_write32(hisi_hba, IOST_BASE_ADDR_HI,
753 upper_32_bits(hisi_hba->iost_dma));
756 hisi_sas_write32(hisi_hba, BROKEN_MSG_ADDR_LO,
757 lower_32_bits(hisi_hba->breakpoint_dma));
759 hisi_sas_write32(hisi_hba, BROKEN_MSG_ADDR_HI,
760 upper_32_bits(hisi_hba->breakpoint_dma));
763 static int hw_init_v1_hw(struct hisi_hba *hisi_hba)
765 struct device *dev = &hisi_hba->pdev->dev;
768 rc = reset_hw_v1_hw(hisi_hba);
770 dev_err(dev, "hisi_sas_reset_hw failed, rc=%d", rc);
775 init_reg_v1_hw(hisi_hba);
777 init_id_frame_v1_hw(hisi_hba);
782 static void enable_phy_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
784 u32 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CFG);
786 cfg |= PHY_CFG_ENA_MSK;
787 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CFG, cfg);
790 static void disable_phy_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
792 u32 cfg = hisi_sas_phy_read32(hisi_hba, phy_no, PHY_CFG);
794 cfg &= ~PHY_CFG_ENA_MSK;
795 hisi_sas_phy_write32(hisi_hba, phy_no, PHY_CFG, cfg);
798 static void start_phy_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
800 config_id_frame_v1_hw(hisi_hba, phy_no);
801 config_phy_opt_mode_v1_hw(hisi_hba, phy_no);
802 config_tx_tfe_autoneg_v1_hw(hisi_hba, phy_no);
803 enable_phy_v1_hw(hisi_hba, phy_no);
806 static void stop_phy_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
808 disable_phy_v1_hw(hisi_hba, phy_no);
811 static void phy_hard_reset_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
813 stop_phy_v1_hw(hisi_hba, phy_no);
815 start_phy_v1_hw(hisi_hba, phy_no);
818 static void start_phys_v1_hw(unsigned long data)
820 struct hisi_hba *hisi_hba = (struct hisi_hba *)data;
823 for (i = 0; i < hisi_hba->n_phy; i++) {
824 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x12a);
825 start_phy_v1_hw(hisi_hba, i);
829 static void phys_init_v1_hw(struct hisi_hba *hisi_hba)
832 struct timer_list *timer = &hisi_hba->timer;
834 for (i = 0; i < hisi_hba->n_phy; i++) {
835 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x6a);
836 hisi_sas_phy_read32(hisi_hba, i, CHL_INT2_MSK);
839 setup_timer(timer, start_phys_v1_hw, (unsigned long)hisi_hba);
840 mod_timer(timer, jiffies + HZ);
843 static void sl_notify_v1_hw(struct hisi_hba *hisi_hba, int phy_no)
847 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL);
848 sl_control |= SL_CONTROL_NOTIFY_EN_MSK;
849 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control);
851 sl_control = hisi_sas_phy_read32(hisi_hba, phy_no, SL_CONTROL);
852 sl_control &= ~SL_CONTROL_NOTIFY_EN_MSK;
853 hisi_sas_phy_write32(hisi_hba, phy_no, SL_CONTROL, sl_control);
856 static int get_wideport_bitmap_v1_hw(struct hisi_hba *hisi_hba, int port_id)
859 u32 phy_port_num_ma = hisi_sas_read32(hisi_hba, PHY_PORT_NUM_MA);
861 for (i = 0; i < hisi_hba->n_phy; i++)
862 if (((phy_port_num_ma >> (i * 4)) & 0xf) == port_id)
869 * This function allocates across all queues to load balance.
870 * Slots are allocated from queues in a round-robin fashion.
872 * The callpath to this function and upto writing the write
873 * queue pointer should be safe from interruption.
875 static int get_free_slot_v1_hw(struct hisi_hba *hisi_hba, int *q, int *s)
877 struct device *dev = &hisi_hba->pdev->dev;
878 struct hisi_sas_dq *dq;
880 int queue = hisi_hba->queue;
883 dq = &hisi_hba->dq[queue];
885 r = hisi_sas_read32_relaxed(hisi_hba,
886 DLVRY_Q_0_RD_PTR + (queue * 0x14));
887 if (r == (w+1) % HISI_SAS_QUEUE_SLOTS) {
888 queue = (queue + 1) % hisi_hba->queue_count;
889 if (queue == hisi_hba->queue) {
890 dev_warn(dev, "could not find free slot\n");
897 hisi_hba->queue = (queue + 1) % hisi_hba->queue_count;
903 static void start_delivery_v1_hw(struct hisi_hba *hisi_hba)
905 int dlvry_queue = hisi_hba->slot_prep->dlvry_queue;
906 int dlvry_queue_slot = hisi_hba->slot_prep->dlvry_queue_slot;
907 struct hisi_sas_dq *dq = &hisi_hba->dq[dlvry_queue];
909 dq->wr_point = ++dlvry_queue_slot % HISI_SAS_QUEUE_SLOTS;
910 hisi_sas_write32(hisi_hba, DLVRY_Q_0_WR_PTR + (dlvry_queue * 0x14),
914 static int prep_prd_sge_v1_hw(struct hisi_hba *hisi_hba,
915 struct hisi_sas_slot *slot,
916 struct hisi_sas_cmd_hdr *hdr,
917 struct scatterlist *scatter,
920 struct device *dev = &hisi_hba->pdev->dev;
921 struct scatterlist *sg;
924 if (n_elem > HISI_SAS_SGE_PAGE_CNT) {
925 dev_err(dev, "prd err: n_elem(%d) > HISI_SAS_SGE_PAGE_CNT",
930 slot->sge_page = dma_pool_alloc(hisi_hba->sge_page_pool, GFP_ATOMIC,
931 &slot->sge_page_dma);
935 for_each_sg(scatter, sg, n_elem, i) {
936 struct hisi_sas_sge *entry = &slot->sge_page->sge[i];
938 entry->addr = cpu_to_le64(sg_dma_address(sg));
939 entry->page_ctrl_0 = entry->page_ctrl_1 = 0;
940 entry->data_len = cpu_to_le32(sg_dma_len(sg));
944 hdr->prd_table_addr = cpu_to_le64(slot->sge_page_dma);
946 hdr->sg_len = cpu_to_le32(n_elem << CMD_HDR_DATA_SGL_LEN_OFF);
951 static int prep_smp_v1_hw(struct hisi_hba *hisi_hba,
952 struct hisi_sas_slot *slot)
954 struct sas_task *task = slot->task;
955 struct hisi_sas_cmd_hdr *hdr = slot->cmd_hdr;
956 struct domain_device *device = task->dev;
957 struct device *dev = &hisi_hba->pdev->dev;
958 struct hisi_sas_port *port = slot->port;
959 struct scatterlist *sg_req, *sg_resp;
960 struct hisi_sas_device *sas_dev = device->lldd_dev;
961 dma_addr_t req_dma_addr;
962 unsigned int req_len, resp_len;
966 * DMA-map SMP request, response buffers
969 sg_req = &task->smp_task.smp_req;
970 elem = dma_map_sg(dev, sg_req, 1, DMA_TO_DEVICE);
973 req_len = sg_dma_len(sg_req);
974 req_dma_addr = sg_dma_address(sg_req);
977 sg_resp = &task->smp_task.smp_resp;
978 elem = dma_map_sg(dev, sg_resp, 1, DMA_FROM_DEVICE);
983 resp_len = sg_dma_len(sg_resp);
984 if ((req_len & 0x3) || (resp_len & 0x3)) {
991 hdr->dw0 = cpu_to_le32((port->id << CMD_HDR_PORT_OFF) |
992 (1 << CMD_HDR_PRIORITY_OFF) | /* high pri */
993 (1 << CMD_HDR_MODE_OFF) | /* ini mode */
994 (2 << CMD_HDR_CMD_OFF)); /* smp */
997 hdr->dw1 = cpu_to_le32(sas_dev->device_id << CMD_HDR_DEVICE_ID_OFF);
1000 hdr->dw2 = cpu_to_le32((((req_len-4)/4) << CMD_HDR_CFL_OFF) |
1001 (HISI_SAS_MAX_SMP_RESP_SZ/4 <<
1004 hdr->transfer_tags = cpu_to_le32(slot->idx << CMD_HDR_IPTT_OFF);
1006 hdr->cmd_table_addr = cpu_to_le64(req_dma_addr);
1007 hdr->sts_buffer_addr = cpu_to_le64(slot->status_buffer_dma);
1012 dma_unmap_sg(dev, &slot->task->smp_task.smp_resp, 1,
1015 dma_unmap_sg(dev, &slot->task->smp_task.smp_req, 1,
1020 static int prep_ssp_v1_hw(struct hisi_hba *hisi_hba,
1021 struct hisi_sas_slot *slot, int is_tmf,
1022 struct hisi_sas_tmf_task *tmf)
1024 struct sas_task *task = slot->task;
1025 struct hisi_sas_cmd_hdr *hdr = slot->cmd_hdr;
1026 struct domain_device *device = task->dev;
1027 struct hisi_sas_device *sas_dev = device->lldd_dev;
1028 struct hisi_sas_port *port = slot->port;
1029 struct sas_ssp_task *ssp_task = &task->ssp_task;
1030 struct scsi_cmnd *scsi_cmnd = ssp_task->cmd;
1031 int has_data = 0, rc, priority = is_tmf;
1032 u8 *buf_cmd, fburst = 0;
1036 hdr->dw0 = cpu_to_le32((1 << CMD_HDR_RESP_REPORT_OFF) |
1037 (0x2 << CMD_HDR_TLR_CTRL_OFF) |
1038 (port->id << CMD_HDR_PORT_OFF) |
1039 (priority << CMD_HDR_PRIORITY_OFF) |
1040 (1 << CMD_HDR_MODE_OFF) | /* ini mode */
1041 (1 << CMD_HDR_CMD_OFF)); /* ssp */
1043 dw1 = 1 << CMD_HDR_VERIFY_DTL_OFF;
1046 dw1 |= 3 << CMD_HDR_SSP_FRAME_TYPE_OFF;
1048 switch (scsi_cmnd->sc_data_direction) {
1050 dw1 |= 2 << CMD_HDR_SSP_FRAME_TYPE_OFF;
1053 case DMA_FROM_DEVICE:
1054 dw1 |= 1 << CMD_HDR_SSP_FRAME_TYPE_OFF;
1058 dw1 |= 0 << CMD_HDR_SSP_FRAME_TYPE_OFF;
1062 /* map itct entry */
1063 dw1 |= sas_dev->device_id << CMD_HDR_DEVICE_ID_OFF;
1064 hdr->dw1 = cpu_to_le32(dw1);
1067 dw2 = ((sizeof(struct ssp_tmf_iu) +
1068 sizeof(struct ssp_frame_hdr)+3)/4) <<
1071 dw2 = ((sizeof(struct ssp_command_iu) +
1072 sizeof(struct ssp_frame_hdr)+3)/4) <<
1076 dw2 |= (HISI_SAS_MAX_SSP_RESP_SZ/4) << CMD_HDR_MRFL_OFF;
1078 hdr->transfer_tags = cpu_to_le32(slot->idx << CMD_HDR_IPTT_OFF);
1081 rc = prep_prd_sge_v1_hw(hisi_hba, slot, hdr, task->scatter,
1087 hdr->data_transfer_len = cpu_to_le32(task->total_xfer_len);
1088 hdr->cmd_table_addr = cpu_to_le64(slot->command_table_dma);
1089 hdr->sts_buffer_addr = cpu_to_le64(slot->status_buffer_dma);
1091 buf_cmd = slot->command_table + sizeof(struct ssp_frame_hdr);
1092 if (task->ssp_task.enable_first_burst) {
1094 dw2 |= 1 << CMD_HDR_FIRST_BURST_OFF;
1096 hdr->dw2 = cpu_to_le32(dw2);
1098 memcpy(buf_cmd, &task->ssp_task.LUN, 8);
1100 buf_cmd[9] = fburst | task->ssp_task.task_attr |
1101 (task->ssp_task.task_prio << 3);
1102 memcpy(buf_cmd + 12, task->ssp_task.cmd->cmnd,
1103 task->ssp_task.cmd->cmd_len);
1105 buf_cmd[10] = tmf->tmf;
1107 case TMF_ABORT_TASK:
1108 case TMF_QUERY_TASK:
1110 (tmf->tag_of_task_to_be_managed >> 8) & 0xff;
1112 tmf->tag_of_task_to_be_managed & 0xff;
1122 /* by default, task resp is complete */
1123 static void slot_err_v1_hw(struct hisi_hba *hisi_hba,
1124 struct sas_task *task,
1125 struct hisi_sas_slot *slot)
1127 struct task_status_struct *ts = &task->task_status;
1128 struct hisi_sas_err_record_v1 *err_record = slot->status_buffer;
1129 struct device *dev = &hisi_hba->pdev->dev;
1131 switch (task->task_proto) {
1132 case SAS_PROTOCOL_SSP:
1135 u32 dma_err_type = cpu_to_le32(err_record->dma_err_type);
1136 u32 dma_tx_err_type = ((dma_err_type &
1137 ERR_HDR_DMA_TX_ERR_TYPE_MSK)) >>
1138 ERR_HDR_DMA_TX_ERR_TYPE_OFF;
1139 u32 dma_rx_err_type = ((dma_err_type &
1140 ERR_HDR_DMA_RX_ERR_TYPE_MSK)) >>
1141 ERR_HDR_DMA_RX_ERR_TYPE_OFF;
1142 u32 trans_tx_fail_type =
1143 cpu_to_le32(err_record->trans_tx_fail_type);
1144 u32 trans_rx_fail_type =
1145 cpu_to_le32(err_record->trans_rx_fail_type);
1147 if (dma_tx_err_type) {
1149 error = ffs(dma_tx_err_type)
1150 - 1 + DMA_TX_ERR_BASE;
1151 } else if (dma_rx_err_type) {
1153 error = ffs(dma_rx_err_type)
1154 - 1 + DMA_RX_ERR_BASE;
1155 } else if (trans_tx_fail_type) {
1157 error = ffs(trans_tx_fail_type)
1158 - 1 + TRANS_TX_FAIL_BASE;
1159 } else if (trans_rx_fail_type) {
1161 error = ffs(trans_rx_fail_type)
1162 - 1 + TRANS_RX_FAIL_BASE;
1166 case DMA_TX_DATA_UNDERFLOW_ERR:
1167 case DMA_RX_DATA_UNDERFLOW_ERR:
1170 ts->stat = SAS_DATA_UNDERRUN;
1173 case DMA_TX_DATA_SGL_OVERFLOW_ERR:
1174 case DMA_TX_DIF_SGL_OVERFLOW_ERR:
1175 case DMA_TX_XFER_RDY_LENGTH_OVERFLOW_ERR:
1176 case DMA_RX_DATA_OVERFLOW_ERR:
1177 case TRANS_RX_FRAME_OVERRUN_ERR:
1178 case TRANS_RX_LINK_BUF_OVERRUN_ERR:
1180 ts->stat = SAS_DATA_OVERRUN;
1184 case TRANS_TX_PHY_NOT_ENABLE_ERR:
1186 ts->stat = SAS_PHY_DOWN;
1189 case TRANS_TX_OPEN_REJCT_WRONG_DEST_ERR:
1190 case TRANS_TX_OPEN_REJCT_ZONE_VIOLATION_ERR:
1191 case TRANS_TX_OPEN_REJCT_BY_OTHER_ERR:
1192 case TRANS_TX_OPEN_REJCT_AIP_TIMEOUT_ERR:
1193 case TRANS_TX_OPEN_REJCT_STP_BUSY_ERR:
1194 case TRANS_TX_OPEN_REJCT_PROTOCOL_NOT_SUPPORT_ERR:
1195 case TRANS_TX_OPEN_REJCT_RATE_NOT_SUPPORT_ERR:
1196 case TRANS_TX_OPEN_REJCT_BAD_DEST_ERR:
1197 case TRANS_TX_OPEN_BREAK_RECEIVE_ERR:
1198 case TRANS_TX_OPEN_REJCT_PATHWAY_BLOCKED_ERR:
1199 case TRANS_TX_OPEN_REJCT_NO_DEST_ERR:
1200 case TRANS_TX_OPEN_RETRY_ERR:
1202 ts->stat = SAS_OPEN_REJECT;
1203 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
1206 case TRANS_TX_OPEN_TIMEOUT_ERR:
1208 ts->stat = SAS_OPEN_TO;
1211 case TRANS_TX_NAK_RECEIVE_ERR:
1212 case TRANS_TX_ACK_NAK_TIMEOUT_ERR:
1214 ts->stat = SAS_NAK_R_ERR;
1217 case TRANS_TX_CREDIT_TIMEOUT_ERR:
1218 case TRANS_TX_CLOSE_NORMAL_ERR:
1220 /* This will request a retry */
1221 ts->stat = SAS_QUEUE_FULL;
1227 ts->stat = SAM_STAT_CHECK_CONDITION;
1233 case SAS_PROTOCOL_SMP:
1234 ts->stat = SAM_STAT_CHECK_CONDITION;
1237 case SAS_PROTOCOL_SATA:
1238 case SAS_PROTOCOL_STP:
1239 case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
1241 dev_err(dev, "slot err: SATA/STP not supported");
1250 static int slot_complete_v1_hw(struct hisi_hba *hisi_hba,
1251 struct hisi_sas_slot *slot, int abort)
1253 struct sas_task *task = slot->task;
1254 struct hisi_sas_device *sas_dev;
1255 struct device *dev = &hisi_hba->pdev->dev;
1256 struct task_status_struct *ts;
1257 struct domain_device *device;
1258 enum exec_status sts;
1259 struct hisi_sas_complete_v1_hdr *complete_queue =
1260 hisi_hba->complete_hdr[slot->cmplt_queue];
1261 struct hisi_sas_complete_v1_hdr *complete_hdr;
1264 complete_hdr = &complete_queue[slot->cmplt_queue_slot];
1265 cmplt_hdr_data = le32_to_cpu(complete_hdr->data);
1267 if (unlikely(!task || !task->lldd_task || !task->dev))
1270 ts = &task->task_status;
1272 sas_dev = device->lldd_dev;
1274 task->task_state_flags &=
1275 ~(SAS_TASK_STATE_PENDING | SAS_TASK_AT_INITIATOR);
1276 task->task_state_flags |= SAS_TASK_STATE_DONE;
1278 memset(ts, 0, sizeof(*ts));
1279 ts->resp = SAS_TASK_COMPLETE;
1281 if (unlikely(!sas_dev || abort)) {
1283 dev_dbg(dev, "slot complete: port has not device\n");
1284 ts->stat = SAS_PHY_DOWN;
1288 if (cmplt_hdr_data & CMPLT_HDR_IO_CFG_ERR_MSK) {
1289 u32 info_reg = hisi_sas_read32(hisi_hba, HGC_INVLD_DQE_INFO);
1291 if (info_reg & HGC_INVLD_DQE_INFO_DQ_MSK)
1292 dev_err(dev, "slot complete: [%d:%d] has dq IPTT err",
1293 slot->cmplt_queue, slot->cmplt_queue_slot);
1295 if (info_reg & HGC_INVLD_DQE_INFO_TYPE_MSK)
1296 dev_err(dev, "slot complete: [%d:%d] has dq type err",
1297 slot->cmplt_queue, slot->cmplt_queue_slot);
1299 if (info_reg & HGC_INVLD_DQE_INFO_FORCE_MSK)
1300 dev_err(dev, "slot complete: [%d:%d] has dq force phy err",
1301 slot->cmplt_queue, slot->cmplt_queue_slot);
1303 if (info_reg & HGC_INVLD_DQE_INFO_PHY_MSK)
1304 dev_err(dev, "slot complete: [%d:%d] has dq phy id err",
1305 slot->cmplt_queue, slot->cmplt_queue_slot);
1307 if (info_reg & HGC_INVLD_DQE_INFO_ABORT_MSK)
1308 dev_err(dev, "slot complete: [%d:%d] has dq abort flag err",
1309 slot->cmplt_queue, slot->cmplt_queue_slot);
1311 if (info_reg & HGC_INVLD_DQE_INFO_IPTT_OF_MSK)
1312 dev_err(dev, "slot complete: [%d:%d] has dq IPTT or ICT err",
1313 slot->cmplt_queue, slot->cmplt_queue_slot);
1315 if (info_reg & HGC_INVLD_DQE_INFO_SSP_ERR_MSK)
1316 dev_err(dev, "slot complete: [%d:%d] has dq SSP frame type err",
1317 slot->cmplt_queue, slot->cmplt_queue_slot);
1319 if (info_reg & HGC_INVLD_DQE_INFO_OFL_MSK)
1320 dev_err(dev, "slot complete: [%d:%d] has dq order frame len err",
1321 slot->cmplt_queue, slot->cmplt_queue_slot);
1323 ts->stat = SAS_OPEN_REJECT;
1324 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
1328 if (cmplt_hdr_data & CMPLT_HDR_ERR_RCRD_XFRD_MSK &&
1329 !(cmplt_hdr_data & CMPLT_HDR_RSPNS_XFRD_MSK)) {
1331 slot_err_v1_hw(hisi_hba, task, slot);
1332 if (unlikely(slot->abort)) {
1333 queue_work(hisi_hba->wq, &slot->abort_slot);
1334 /* immediately return and do not complete */
1340 switch (task->task_proto) {
1341 case SAS_PROTOCOL_SSP:
1343 struct ssp_response_iu *iu = slot->status_buffer +
1344 sizeof(struct hisi_sas_err_record);
1345 sas_ssp_task_response(dev, task, iu);
1348 case SAS_PROTOCOL_SMP:
1351 struct scatterlist *sg_resp = &task->smp_task.smp_resp;
1353 ts->stat = SAM_STAT_GOOD;
1354 to = kmap_atomic(sg_page(sg_resp));
1356 dma_unmap_sg(dev, &task->smp_task.smp_resp, 1,
1358 dma_unmap_sg(dev, &task->smp_task.smp_req, 1,
1360 memcpy(to + sg_resp->offset,
1361 slot->status_buffer +
1362 sizeof(struct hisi_sas_err_record),
1363 sg_dma_len(sg_resp));
1367 case SAS_PROTOCOL_SATA:
1368 case SAS_PROTOCOL_STP:
1369 case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
1370 dev_err(dev, "slot complete: SATA/STP not supported");
1374 ts->stat = SAM_STAT_CHECK_CONDITION;
1378 if (!slot->port->port_attached) {
1379 dev_err(dev, "slot complete: port %d has removed\n",
1380 slot->port->sas_port.id);
1381 ts->stat = SAS_PHY_DOWN;
1385 if (sas_dev && sas_dev->running_req)
1386 sas_dev->running_req--;
1388 hisi_sas_slot_task_free(hisi_hba, task, slot);
1391 if (task->task_done)
1392 task->task_done(task);
1398 static irqreturn_t int_phyup_v1_hw(int irq_no, void *p)
1400 struct hisi_sas_phy *phy = p;
1401 struct hisi_hba *hisi_hba = phy->hisi_hba;
1402 struct device *dev = &hisi_hba->pdev->dev;
1403 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1404 int i, phy_no = sas_phy->id;
1405 u32 irq_value, context, port_id, link_rate;
1406 u32 *frame_rcvd = (u32 *)sas_phy->frame_rcvd;
1407 struct sas_identify_frame *id = (struct sas_identify_frame *)frame_rcvd;
1408 irqreturn_t res = IRQ_HANDLED;
1410 irq_value = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT2);
1411 if (!(irq_value & CHL_INT2_SL_PHY_ENA_MSK)) {
1412 dev_dbg(dev, "phyup: irq_value = %x not set enable bit\n",
1418 context = hisi_sas_read32(hisi_hba, PHY_CONTEXT);
1419 if (context & 1 << phy_no) {
1420 dev_err(dev, "phyup: phy%d SATA attached equipment\n",
1425 port_id = (hisi_sas_read32(hisi_hba, PHY_PORT_NUM_MA) >> (4 * phy_no))
1427 if (port_id == 0xf) {
1428 dev_err(dev, "phyup: phy%d invalid portid\n", phy_no);
1433 for (i = 0; i < 6; i++) {
1434 u32 idaf = hisi_sas_phy_read32(hisi_hba, phy_no,
1435 RX_IDAF_DWORD0 + (i * 4));
1436 frame_rcvd[i] = __swab32(idaf);
1439 /* Get the linkrate */
1440 link_rate = hisi_sas_read32(hisi_hba, PHY_CONN_RATE);
1441 link_rate = (link_rate >> (phy_no * 4)) & 0xf;
1442 sas_phy->linkrate = link_rate;
1443 sas_phy->oob_mode = SAS_OOB_MODE;
1444 memcpy(sas_phy->attached_sas_addr,
1445 &id->sas_addr, SAS_ADDR_SIZE);
1446 dev_info(dev, "phyup: phy%d link_rate=%d\n",
1448 phy->port_id = port_id;
1449 phy->phy_type &= ~(PORT_TYPE_SAS | PORT_TYPE_SATA);
1450 phy->phy_type |= PORT_TYPE_SAS;
1451 phy->phy_attached = 1;
1452 phy->identify.device_type = id->dev_type;
1453 phy->frame_rcvd_size = sizeof(struct sas_identify_frame);
1454 if (phy->identify.device_type == SAS_END_DEVICE)
1455 phy->identify.target_port_protocols =
1457 else if (phy->identify.device_type != SAS_PHY_UNUSED)
1458 phy->identify.target_port_protocols =
1460 queue_work(hisi_hba->wq, &phy->phyup_ws);
1463 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT2,
1464 CHL_INT2_SL_PHY_ENA_MSK);
1466 if (irq_value & CHL_INT2_SL_PHY_ENA_MSK) {
1467 u32 chl_int0 = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT0);
1469 chl_int0 &= ~CHL_INT0_PHYCTRL_NOTRDY_MSK;
1470 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0, chl_int0);
1471 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK, 0x3ce3ee);
1477 static irqreturn_t int_bcast_v1_hw(int irq, void *p)
1479 struct hisi_sas_phy *phy = p;
1480 struct hisi_hba *hisi_hba = phy->hisi_hba;
1481 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1482 struct sas_ha_struct *sha = &hisi_hba->sha;
1483 struct device *dev = &hisi_hba->pdev->dev;
1484 int phy_no = sas_phy->id;
1486 irqreturn_t res = IRQ_HANDLED;
1488 irq_value = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT2);
1490 if (!(irq_value & CHL_INT2_SL_RX_BC_ACK_MSK)) {
1491 dev_err(dev, "bcast: irq_value = %x not set enable bit",
1497 sha->notify_port_event(sas_phy, PORTE_BROADCAST_RCVD);
1500 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT2,
1501 CHL_INT2_SL_RX_BC_ACK_MSK);
1506 static irqreturn_t int_abnormal_v1_hw(int irq, void *p)
1508 struct hisi_sas_phy *phy = p;
1509 struct hisi_hba *hisi_hba = phy->hisi_hba;
1510 struct device *dev = &hisi_hba->pdev->dev;
1511 struct asd_sas_phy *sas_phy = &phy->sas_phy;
1512 u32 irq_value, irq_mask_old;
1513 int phy_no = sas_phy->id;
1516 irq_mask_old = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT0_MSK);
1517 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK, 0x3fffff);
1520 irq_value = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT0);
1522 if (irq_value & CHL_INT0_PHYCTRL_NOTRDY_MSK) {
1523 u32 phy_state = hisi_sas_read32(hisi_hba, PHY_STATE);
1525 hisi_sas_phy_down(hisi_hba, phy_no,
1526 (phy_state & 1 << phy_no) ? 1 : 0);
1529 if (irq_value & CHL_INT0_ID_TIMEOUT_MSK)
1530 dev_dbg(dev, "abnormal: ID_TIMEOUT phy%d identify timeout\n",
1533 if (irq_value & CHL_INT0_DWS_LOST_MSK)
1534 dev_dbg(dev, "abnormal: DWS_LOST phy%d dws lost\n", phy_no);
1536 if (irq_value & CHL_INT0_SN_FAIL_NGR_MSK)
1537 dev_dbg(dev, "abnormal: SN_FAIL_NGR phy%d sn fail ngr\n",
1540 if (irq_value & CHL_INT0_SL_IDAF_FAIL_MSK ||
1541 irq_value & CHL_INT0_SL_OPAF_FAIL_MSK)
1542 dev_dbg(dev, "abnormal: SL_ID/OPAF_FAIL phy%d check adr frm err\n",
1545 if (irq_value & CHL_INT0_SL_PS_FAIL_OFF)
1546 dev_dbg(dev, "abnormal: SL_PS_FAIL phy%d fail\n", phy_no);
1549 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0, irq_value);
1551 if (irq_value & CHL_INT0_PHYCTRL_NOTRDY_MSK)
1552 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK,
1553 0x3fffff & ~CHL_INT0_MSK_PHYCTRL_NOTRDY_MSK);
1555 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK,
1561 static irqreturn_t cq_interrupt_v1_hw(int irq, void *p)
1563 struct hisi_sas_cq *cq = p;
1564 struct hisi_hba *hisi_hba = cq->hisi_hba;
1565 struct hisi_sas_slot *slot;
1567 struct hisi_sas_complete_v1_hdr *complete_queue =
1568 (struct hisi_sas_complete_v1_hdr *)
1569 hisi_hba->complete_hdr[queue];
1570 u32 irq_value, rd_point = cq->rd_point, wr_point;
1572 irq_value = hisi_sas_read32(hisi_hba, OQ_INT_SRC);
1574 hisi_sas_write32(hisi_hba, OQ_INT_SRC, 1 << queue);
1575 wr_point = hisi_sas_read32(hisi_hba,
1576 COMPL_Q_0_WR_PTR + (0x14 * queue));
1578 while (rd_point != wr_point) {
1579 struct hisi_sas_complete_v1_hdr *complete_hdr;
1583 complete_hdr = &complete_queue[rd_point];
1584 cmplt_hdr_data = cpu_to_le32(complete_hdr->data);
1585 idx = (cmplt_hdr_data & CMPLT_HDR_IPTT_MSK) >>
1587 slot = &hisi_hba->slot_info[idx];
1589 /* The completion queue and queue slot index are not
1590 * necessarily the same as the delivery queue and
1593 slot->cmplt_queue_slot = rd_point;
1594 slot->cmplt_queue = queue;
1595 slot_complete_v1_hw(hisi_hba, slot, 0);
1597 if (++rd_point >= HISI_SAS_QUEUE_SLOTS)
1601 /* update rd_point */
1602 cq->rd_point = rd_point;
1603 hisi_sas_write32(hisi_hba, COMPL_Q_0_RD_PTR + (0x14 * queue), rd_point);
1608 static irqreturn_t fatal_ecc_int_v1_hw(int irq, void *p)
1610 struct hisi_hba *hisi_hba = p;
1611 struct device *dev = &hisi_hba->pdev->dev;
1612 u32 ecc_int = hisi_sas_read32(hisi_hba, SAS_ECC_INTR);
1614 if (ecc_int & SAS_ECC_INTR_DQ_ECC1B_MSK) {
1615 u32 ecc_err = hisi_sas_read32(hisi_hba, HGC_ECC_ERR);
1617 panic("%s: Fatal DQ 1b ECC interrupt (0x%x)\n",
1618 dev_name(dev), ecc_err);
1621 if (ecc_int & SAS_ECC_INTR_DQ_ECCBAD_MSK) {
1622 u32 addr = (hisi_sas_read32(hisi_hba, HGC_DQ_ECC_ADDR) &
1623 HGC_DQ_ECC_ADDR_BAD_MSK) >>
1624 HGC_DQ_ECC_ADDR_BAD_OFF;
1626 panic("%s: Fatal DQ RAM ECC interrupt @ 0x%08x\n",
1627 dev_name(dev), addr);
1630 if (ecc_int & SAS_ECC_INTR_IOST_ECC1B_MSK) {
1631 u32 ecc_err = hisi_sas_read32(hisi_hba, HGC_ECC_ERR);
1633 panic("%s: Fatal IOST 1b ECC interrupt (0x%x)\n",
1634 dev_name(dev), ecc_err);
1637 if (ecc_int & SAS_ECC_INTR_IOST_ECCBAD_MSK) {
1638 u32 addr = (hisi_sas_read32(hisi_hba, HGC_IOST_ECC_ADDR) &
1639 HGC_IOST_ECC_ADDR_BAD_MSK) >>
1640 HGC_IOST_ECC_ADDR_BAD_OFF;
1642 panic("%s: Fatal IOST RAM ECC interrupt @ 0x%08x\n",
1643 dev_name(dev), addr);
1646 if (ecc_int & SAS_ECC_INTR_ITCT_ECCBAD_MSK) {
1647 u32 addr = (hisi_sas_read32(hisi_hba, HGC_ITCT_ECC_ADDR) &
1648 HGC_ITCT_ECC_ADDR_BAD_MSK) >>
1649 HGC_ITCT_ECC_ADDR_BAD_OFF;
1651 panic("%s: Fatal TCT RAM ECC interrupt @ 0x%08x\n",
1652 dev_name(dev), addr);
1655 if (ecc_int & SAS_ECC_INTR_ITCT_ECC1B_MSK) {
1656 u32 ecc_err = hisi_sas_read32(hisi_hba, HGC_ECC_ERR);
1658 panic("%s: Fatal ITCT 1b ECC interrupt (0x%x)\n",
1659 dev_name(dev), ecc_err);
1662 hisi_sas_write32(hisi_hba, SAS_ECC_INTR, ecc_int | 0x3f);
1667 static irqreturn_t fatal_axi_int_v1_hw(int irq, void *p)
1669 struct hisi_hba *hisi_hba = p;
1670 struct device *dev = &hisi_hba->pdev->dev;
1671 u32 axi_int = hisi_sas_read32(hisi_hba, ENT_INT_SRC2);
1672 u32 axi_info = hisi_sas_read32(hisi_hba, HGC_AXI_FIFO_ERR_INFO);
1674 if (axi_int & ENT_INT_SRC2_DQ_CFG_ERR_MSK)
1675 panic("%s: Fatal DQ_CFG_ERR interrupt (0x%x)\n",
1676 dev_name(dev), axi_info);
1678 if (axi_int & ENT_INT_SRC2_CQ_CFG_ERR_MSK)
1679 panic("%s: Fatal CQ_CFG_ERR interrupt (0x%x)\n",
1680 dev_name(dev), axi_info);
1682 if (axi_int & ENT_INT_SRC2_AXI_WRONG_INT_MSK)
1683 panic("%s: Fatal AXI_WRONG_INT interrupt (0x%x)\n",
1684 dev_name(dev), axi_info);
1686 if (axi_int & ENT_INT_SRC2_AXI_OVERLF_INT_MSK)
1687 panic("%s: Fatal AXI_OVERLF_INT incorrect interrupt (0x%x)\n",
1688 dev_name(dev), axi_info);
1690 hisi_sas_write32(hisi_hba, ENT_INT_SRC2, axi_int | 0x30000000);
1695 static irq_handler_t phy_interrupts[HISI_SAS_PHY_INT_NR] = {
1701 static irq_handler_t fatal_interrupts[HISI_SAS_MAX_QUEUES] = {
1702 fatal_ecc_int_v1_hw,
1706 static int interrupt_init_v1_hw(struct hisi_hba *hisi_hba)
1708 struct platform_device *pdev = hisi_hba->pdev;
1709 struct device *dev = &pdev->dev;
1710 int i, j, irq, rc, idx;
1712 for (i = 0; i < hisi_hba->n_phy; i++) {
1713 struct hisi_sas_phy *phy = &hisi_hba->phy[i];
1715 idx = i * HISI_SAS_PHY_INT_NR;
1716 for (j = 0; j < HISI_SAS_PHY_INT_NR; j++, idx++) {
1717 irq = platform_get_irq(pdev, idx);
1720 "irq init: fail map phy interrupt %d\n",
1725 rc = devm_request_irq(dev, irq, phy_interrupts[j], 0,
1726 DRV_NAME " phy", phy);
1728 dev_err(dev, "irq init: could not request "
1729 "phy interrupt %d, rc=%d\n",
1736 idx = hisi_hba->n_phy * HISI_SAS_PHY_INT_NR;
1737 for (i = 0; i < hisi_hba->queue_count; i++, idx++) {
1738 irq = platform_get_irq(pdev, idx);
1740 dev_err(dev, "irq init: could not map cq interrupt %d\n",
1745 rc = devm_request_irq(dev, irq, cq_interrupt_v1_hw, 0,
1746 DRV_NAME " cq", &hisi_hba->cq[i]);
1748 dev_err(dev, "irq init: could not request cq interrupt %d, rc=%d\n",
1754 idx = (hisi_hba->n_phy * HISI_SAS_PHY_INT_NR) + hisi_hba->queue_count;
1755 for (i = 0; i < HISI_SAS_FATAL_INT_NR; i++, idx++) {
1756 irq = platform_get_irq(pdev, idx);
1758 dev_err(dev, "irq init: could not map fatal interrupt %d\n",
1763 rc = devm_request_irq(dev, irq, fatal_interrupts[i], 0,
1764 DRV_NAME " fatal", hisi_hba);
1767 "irq init: could not request fatal interrupt %d, rc=%d\n",
1776 static int interrupt_openall_v1_hw(struct hisi_hba *hisi_hba)
1781 for (i = 0; i < hisi_hba->n_phy; i++) {
1782 /* Clear interrupt status */
1783 val = hisi_sas_phy_read32(hisi_hba, i, CHL_INT0);
1784 hisi_sas_phy_write32(hisi_hba, i, CHL_INT0, val);
1785 val = hisi_sas_phy_read32(hisi_hba, i, CHL_INT1);
1786 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1, val);
1787 val = hisi_sas_phy_read32(hisi_hba, i, CHL_INT2);
1788 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2, val);
1790 /* Unmask interrupt */
1791 hisi_sas_phy_write32(hisi_hba, i, CHL_INT0_MSK, 0x3ce3ee);
1792 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1_MSK, 0x17fff);
1793 hisi_sas_phy_write32(hisi_hba, i, CHL_INT2_MSK, 0x8000012a);
1795 /* bypass chip bug mask abnormal intr */
1796 hisi_sas_phy_write32(hisi_hba, i, CHL_INT0_MSK,
1797 0x3fffff & ~CHL_INT0_MSK_PHYCTRL_NOTRDY_MSK);
1803 static int hisi_sas_v1_init(struct hisi_hba *hisi_hba)
1807 rc = hw_init_v1_hw(hisi_hba);
1811 rc = interrupt_init_v1_hw(hisi_hba);
1815 rc = interrupt_openall_v1_hw(hisi_hba);
1819 phys_init_v1_hw(hisi_hba);
1824 static const struct hisi_sas_hw hisi_sas_v1_hw = {
1825 .hw_init = hisi_sas_v1_init,
1826 .setup_itct = setup_itct_v1_hw,
1827 .sl_notify = sl_notify_v1_hw,
1828 .free_device = free_device_v1_hw,
1829 .prep_smp = prep_smp_v1_hw,
1830 .prep_ssp = prep_ssp_v1_hw,
1831 .get_free_slot = get_free_slot_v1_hw,
1832 .start_delivery = start_delivery_v1_hw,
1833 .slot_complete = slot_complete_v1_hw,
1834 .phy_enable = enable_phy_v1_hw,
1835 .phy_disable = disable_phy_v1_hw,
1836 .phy_hard_reset = phy_hard_reset_v1_hw,
1837 .get_wideport_bitmap = get_wideport_bitmap_v1_hw,
1838 .max_command_entries = HISI_SAS_COMMAND_ENTRIES_V1_HW,
1839 .complete_hdr_size = sizeof(struct hisi_sas_complete_v1_hdr),
1842 static int hisi_sas_v1_probe(struct platform_device *pdev)
1844 return hisi_sas_probe(pdev, &hisi_sas_v1_hw);
1847 static int hisi_sas_v1_remove(struct platform_device *pdev)
1849 return hisi_sas_remove(pdev);
1852 static const struct of_device_id sas_v1_of_match[] = {
1853 { .compatible = "hisilicon,hip05-sas-v1",},
1856 MODULE_DEVICE_TABLE(of, sas_v1_of_match);
1858 static const struct acpi_device_id sas_v1_acpi_match[] = {
1863 MODULE_DEVICE_TABLE(acpi, sas_v1_acpi_match);
1865 static struct platform_driver hisi_sas_v1_driver = {
1866 .probe = hisi_sas_v1_probe,
1867 .remove = hisi_sas_v1_remove,
1870 .of_match_table = sas_v1_of_match,
1871 .acpi_match_table = ACPI_PTR(sas_v1_acpi_match),
1875 module_platform_driver(hisi_sas_v1_driver);
1877 MODULE_LICENSE("GPL");
1878 MODULE_AUTHOR("John Garry <john.garry@huawei.com>");
1879 MODULE_DESCRIPTION("HISILICON SAS controller v1 hw driver");
1880 MODULE_ALIAS("platform:" DRV_NAME);