]> git.samba.org - sfrench/cifs-2.6.git/blob - arch/arm/boot/dts/zynq-zc706.dts
Merge commit 'v3.15' into next
[sfrench/cifs-2.6.git] / arch / arm / boot / dts / zynq-zc706.dts
1 /*
2  *  Copyright (C) 2011 Xilinx
3  *  Copyright (C) 2012 National Instruments Corp.
4  *  Copyright (C) 2013 Xilinx
5  *
6  * This software is licensed under the terms of the GNU General Public
7  * License version 2, as published by the Free Software Foundation, and
8  * may be copied, distributed, and modified under those terms.
9  *
10  * This program is distributed in the hope that it will be useful,
11  * but WITHOUT ANY WARRANTY; without even the implied warranty of
12  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13  * GNU General Public License for more details.
14  */
15 /dts-v1/;
16 /include/ "zynq-7000.dtsi"
17
18 / {
19         model = "Zynq ZC706 Development Board";
20         compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";
21
22         memory {
23                 device_type = "memory";
24                 reg = <0 0x40000000>;
25         };
26
27         chosen {
28                 bootargs = "console=ttyPS0,115200 earlyprintk";
29         };
30
31 };
32
33 &gem0 {
34         status = "okay";
35         phy-mode = "rgmii";
36 };
37
38 &i2c0 {
39         status = "okay";
40         clock-frequency = <400000>;
41
42         i2cswitch@74 {
43                 compatible = "nxp,pca9548";
44                 #address-cells = <1>;
45                 #size-cells = <0>;
46                 reg = <0x74>;
47
48                 i2c@0 {
49                         #address-cells = <1>;
50                         #size-cells = <0>;
51                         reg = <0>;
52                         si570: clock-generator@5d {
53                                 #clock-cells = <0>;
54                                 compatible = "silabs,si570";
55                                 temperature-stability = <50>;
56                                 reg = <0x5d>;
57                                 factory-fout = <156250000>;
58                                 clock-frequency = <148500000>;
59                         };
60                 };
61
62                 i2c@2 {
63                         #address-cells = <1>;
64                         #size-cells = <0>;
65                         reg = <2>;
66                         eeprom@54 {
67                                 compatible = "at,24c08";
68                                 reg = <0x54>;
69                         };
70                 };
71
72                 i2c@3 {
73                         #address-cells = <1>;
74                         #size-cells = <0>;
75                         reg = <3>;
76                         gpio@21 {
77                                 compatible = "ti,tca6416";
78                                 reg = <0x21>;
79                                 gpio-controller;
80                                 #gpio-cells = <2>;
81                         };
82                 };
83
84                 i2c@4 {
85                         #address-cells = <1>;
86                         #size-cells = <0>;
87                         reg = <4>;
88                         rtc@51 {
89                                 compatible = "nxp,pcf8563";
90                                 reg = <0x51>;
91                         };
92                 };
93
94                 i2c@7 {
95                         #address-cells = <1>;
96                         #size-cells = <0>;
97                         reg = <7>;
98                         ucd90120@65 {
99                                 compatible = "ti,ucd90120";
100                                 reg = <0x65>;
101                         };
102                 };
103         };
104 };
105
106 &sdhci0 {
107         status = "okay";
108 };
109
110 &uart1 {
111         status = "okay";
112 };