drm/tegra: dsi: Set up PHY_TIMING & BTA_TIMING registers earlier