net/mlx5e: Make tx_port_ts logic resilient to out-of-order CQEs