git.samba.org / sfrench / cifs-2.6.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b14d0db) | patch
perf/x86/cstate: Add Rocket Lake CPU support
authorKan Liang <kan.liang@linux.intel.com>
Mon, 19 Oct 2020 15:35:26 +0000 (08:35 -0700)
committerPeter Zijlstra <peterz@infradead.org>
Thu, 29 Oct 2020 10:00:40 +0000 (11:00 +0100)
commitcbea56395cba13173fffb9251cb23f146b51c792
tree8e63128a15d4f330e5fe96b25735687637d5210btree
parentb14d0db5b8c86507c9810c1c8162c7d4a3c656bdcommit | diff
perf/x86/cstate: Add Rocket Lake CPU support

From the perspective of Intel cstate residency counters, Rocket Lake is
the same as Ice Lake and Tiger Lake. Share the code with them. Update
the comments for Rocket Lake.

Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lkml.kernel.org/r/20201019153528.13850-2-kan.liang@linux.intel.com
arch/x86/events/intel/cstate.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.